Document identifier: MBOOTELFTOSBUG
Rev. 7, 02/2020

elftosb User's Guide

by: NXP Semiconductors

Contents

1 Overview

The elftosb tool creates a binary output file that contains the user's application image along with a series of bootloader commands. The output file is known as a "Secure Binary" or SB file for short. These files typically have a .sb extension. The tool uses an input command file to control the sequence of bootloader commands present in the output file. This command file is called a "boot descriptor file" or BD file for short.

The elftosb tool is command line driven and can be separately built to run on Windows® OS, Linux® OS, and Apple Mac® OS. Currently, elftosb tool on Mac OS can only support non-secure boot images for i.MX devices because code signing tool (CST) is not supported on Mac OS.The MCU bootloader package contains the executable for all the three targets.

This document describes the usage of elftosb in terms of its command-line parameters, input command file (.bd) structure, and contents of the output (.sb) file. In the figure below, the block diagram describes the operation of elftosb at a high level. Elftosb utility uses the three inputs; Input file (elf/srec/binary), Key file, and BD file to process contents of the BD file in order to generate the output SB file.



Figure 1. elftosb diagram

2 Command line interface

The elftosb has a set of command-line options listed in the following table. Only the options that directly interface with what is described in the document are listed.

Table 1. Command-line options

Option	Description
-p PATH, --search-path PATH	Adds a path to the end of the list of search paths
-f CHIP, --chip-family CHIP	Selects output boot image format. For generating boot image for Kinetis device specify "kinetis"
-c FILE, --command FILE	Specify the command file to use. This option is mandatory
-o FILE, --output FILE	Set the output file path. This option is mandatory
-P VERS, --product VERS	Set product version
-C VERS, --component VERS	Set component version
-k FILE, --key FILE	Add a key file and enable encryption
-z, --zero-key	Add a key of all zeros and enable encryption
-D NAME=INT, --define NAME=INT	Override or set a constant value
-O OPTION=VALUE, --option NAME=VALUE	Set a global option value
-V, --verbose	Print detailed output
-q, --quiet	Print only warnings and errors
-d, --debug	Enable debug output
-v, --version	Display tool version and print list of supported device families

Table continues on the next page...

Table 1. Command-line options (continued)

Option	Description
-?, --help	Show usage information
-K/--keygen <option>	Generate AES-128 or AES-256 key file based on option value <128|256> (default <128>)
-n/--number <int>	Number of keys to generate per file (default=1)(valid only when -K is specified)
-x/--extract/--sbtool	Extract a specified section
-i/--index <int>	Section index to extract (default=None Section) (valid only when -x is specified)
-b/--binary	Extract section data as binary. It is valid only when -x is specified. Warning: -q is enabled implicitly if -b is specified
-s/--pkey <file>	Path to private key for signing
-S/--cert <file>	Path to certificate files for signing. The first certificate will be the self signed root key certificate
-R/--root-key-cert <file>	Path to root key certificate file(s) for verifying other certificates. Only 4 root key certificates are allowed, others are ignored. One of the certificates must match the first certificate passed with -S/--cert arg
-h/--hash-of-hashes <file>	Path to output hash of hashes of root keys. If argument is not provided then by default the tool creates hash.bin in the working directory
-J/--image-conf <file>	Use this json image configuration file to produce master boot image (only for kinetisk3, k32w0x, lpc55xx and rt6xx family)
-T/--tzm-conf <file>	Use this json trust zone configuration file to produce trust zone binary configuration file (only for lpc55xx, and rt6xx family)

The two command-line options required to set the command file and the output file paths are

-c FILE, --command FILE

-o FILE, --output FILE

These must be defined.

The -f or --chip-family option determines the format of the output (*.sb*) file elftosb utility will use. For generating boot image for Kinetis device specify "kinetis". The case is ignored when comparing chip family names.

The output boot image is not encrypted by default. To encrypt the boot image, provide one or more keys. Use the -z option to add a key that consists of all zeros. This is the default state of the hardware key in a chip if the key is not programmed yet.

One very useful option is -D or --define. This is used to set or override a constant value. The argument to the option is an identifier and an integer value separated by an equals sign. The constant name identifier can be any constant name allowed in the command files. The value can be any integer value allowed in the command files except for the multicharacter integer literals.

Before producing the output boot image, all constants set with the -D or --define options are set in the expression namespace inside the elftosb. These special constants override any constants with the same name that are specified in the command file. This enables the user to put a default value for a constant in the command file and override it with each invocation of elftosb.

Similar to -D is the -O or --option option that enables you to set or override the global option settings from the command line. The argument value is again an option name and the value is separated by an equals sign. The value can be any integer or string value allowed in the command file except for the multicharacter literals.

To extract the section content, use the -x/--extract/--sbtool option. Optionally, pass the index of the section required with the -i/--index option. The section indices are printed under the "Section table" header in the output. The -x option causes a hex dump of the section contents to be printed inline with the output under the "Sections" header. If additional option -b/--binary is passed in the command line, then the binary contents of the section are instead echoed to stdout enabling the user to easily redirect the data to a file. In this mode, no other output is produced. In all cases, the section contents are decrypted before being displayed.

To generate a random AES-128 or AES-256 key file in the format described in Chapter 4, elftosb key file format, use the -K/--keygen <128|256> option.

Switches -s/--pkey <file>, -S/--cert <file>, -R/--root-key-cert <file>, -h/--hash-of-hashes <file> are connected with SB2 file generation. The usage is described in Appendix C.

To generate master boot image for kinetis k3, k32w0x, lpc55xx, lpc55s1x, rt5xx, and rt6xx family use the -J/--image-conf <file> switch. More details can be found in Appendix D.

Creating of TrustZone-M preset binary configuration for lpc55xx, lpc55s1x, rt5xx, and rt6xx family use the -T/--tzm-conf <file> switch. Description of usage available in Appendix E.

The command-line usage for the elftosb tool is:

```
elftosb [-?|--help] [-v|--version] [-f|--chip-family <family>]
           [-c|--command <file>] [-o|--output <file>]
           [-P|--product <version>] [-C|--component <version>]
           [-k|--key <file>] [-z|--zero-key] [-D|--define <const>]
           [-O|--option <option>] [-K|--keygen <option>] [-n|--number <int>]
           [-x|--extract] [-x|--sbtool] [-i|--index <int>] [-b|--binary]
           [-d|--debug] [-q|--quiet] [-V|--verbose]

           [-s|--pkey <file>]

           [-S|--cert <file>]

           [-R|--root-key-cert <file>]

           [-h|--hash-of-hashes <file>]

           [-J|--image-conf <file>]

           [-T|--tzm-conf <file>]
           [-p|--search-path <path>]
           files...
```

NOTE

- There must be a space between the option (whether using short forms or long forms) and any value
- Any arguments listed after the options are the positional source files utilized by the extern() syntax (see Section 3.1.1.3, Sources).

3 Command file

The command files are text files in any encoding (including UTF-8) that use ASCII for the lower 128 characters. The line endings do not matter. Unix, DOS, and Mac OS endings are also supported. Even the mixed line endings are accepted.

The standard extension for the command (boot descriptor) files is *.bd*.

The elftosb command file functions like a linker command file. It describes the output (*.sb*) file in terms of the input file(s). The elftosb command file supports the ELF, S-record, and binary input files. The command file can either explicitly declare the input files paths or can let the user provide the paths on the command line. This feature enables the command files to be generic and reusable.

The command file declares a number of source files and assigns unique and easily referenced names to each. Each source can either explicitly call out the path to its file or let the user provide the path on the command line. When a user enters a path in a command line, the path leads to a file which can change each time the elftosb is called.

The command file then defines the sections required in the output (*.sb*) file. Each of these sections provides a definition for a sequence of operations (such as load and call) that refer to the contents of the source files or constant values present in the command file. These operations are mapped to the bootloader commands.

3.1 Blocks

The command file consists of different blocks: options, constants, sources, keyblob, and sections. All blocks are optional and there can be more than one block of each type if required. The only rule is that all *Section* blocks must come after all other block types. The syntax of the block is shown below.

Example 1. Basic block syntax

```
# define the options block
options
{
     # content goes here
}
```

3.1.1 Block syntax

Blocks are arranged in two groups within a command file. The first are the configuration blocks: options, constants, sources, and the keyblob. All configuration block types are optional, but at least one *sources* block is necessary for a useful command file.

The section definition blocks come after the configuration blocks. There can be more than one section block in a command file. Their lexical order in the command file determines the logical order of the sections in the output boot image.

3.1.1.1 Options

An *options* block contains zero or more name/value pairs and the option settings that assign values to global options used by the elftosb to control the generation of the output file.

Each entry in the options block takes the following form:

```
option_def ::= IDENT '=' const_expr
  ;
const_expr ::= bool_expr
  | STRING_LITERAL
  ;
```

Within the block, each option definition must end with a semicolon. The value of an option can be a string, integer, or boolean expression. The acceptable values depend on the particular option.

The option names are predefined by the elftosb utility and cannot be used in the command file for any other purpose. However, it is possible to have a source with the same name as one of the options. The complete list of available options is in the following table.

Table 2. Option names for elftosb

Option name	Applies to	Description
alignment	Section	Power of 2 integer alignment requirement to start the boot image section
cleartext	Section	Integer Boolean value. Makes a section unencrypted even in an encrypted image
componentVersion	Boot image	Version string as "xxx.yyy.zzz"
driveTag	Boot image	Integer value that sets drive tag field of the image header
flags	Boot image	Integer value that is used for image-wide flags
productVersion	Boot image	Version string as "xxx.yyy.zzz"
secinfoClear	GHS ELF source files	"default", "ignore", "rom", or "c" where "default" is equal to "c"
sectionFlags	Section	Integer value used to set flags for boot image sections or-ed with implicit flags
toolset	ELF source files	"GHS", "GCC", or "ADS"
secureBinaryVersion	Boot image	Used to specify version of SB2 file. Expected values: "2.0", "2.1". If not specified "2.0" is used as default

The two version options is used to set the default product and component version numbers. Both the versions can be overridden from the command line.

The *flags* option sets the flags field in the header of a boot image file. See the appendix describing the boot image format for the possible values of this field. The same applies to the section *flags*option except that it sets the flags field in the boot image section header.

3.1.1.2 Constants

Similar to the options block, the constants block contains a sequence of zero or more constant definition statements which is followed by a semicolon. Each constant definition statement is simply a name/value assignment.

The constant definition syntax is shown below:

```
constant_def ::= IDENT '=' bool_expr
  ;
```

The constant values retain the integer word size when used in another expression.

The constant defined earlier in the constants block can be used in the definition of constants that follow it as shown in the following example.

Example 2: Constants block

```
# this is an example constants block
constants {
    ocram_start = 0;
    ocram_size = 256K;
    ocram_end = ocram_start + ocram_size -- 1;
}
```

3.1.1.3 Sources

The sources block is where the input files are listed and assigned the identifier which is referenced in the rest of the command file. Each statement in the sources block consists of an assignment operator (the "=" character) with the source name identifier on the left-hand side, and the source path value on the right-hand side. Each source definition ends with a semicolon.

The syntax for the source value depends on the type of the source definition. The two types are explicit paths and externally provided paths. The sources with explicit paths list the path to the file as a quoted string literal.

The external sources use an integer expression to select one of the positional parameters from the command line. It enables the user to change the input file by changing the command-line arguments.

The source definition syntax is as follows:

```
source_def ::= IDENT '=' source_value ( '(' source_attr_list? ')' )?
  ;
source_value ::= STRING_LITERAL
  | 'extern' '(' int_const_expr ')'
  ;
source_attr_list
  ::= source_attr ( ',' source_attr )*
  ;
source_attr ::= IDENT '=' const_expr
  ;
```

The source definition can also be a list of source attributes in parentheses at the end of the definition. These attributes are the same as the options in an options block. However, only a few options apply to the sources. See Table 2 for the complete list of options.

3.1.1.4 Keyblob

The keyblob blocks must be defined before section block types within a command file. A keyblob block must be referenced in a keywrap statement to be useful. The syntax for a keyblob block is shown below.

```
keyblob_block    ::= 'keyblob' '(' int_const_expr ')' keyblob_contents
                 ;
keyblob_contents
                 ::= '{' ( '(' keyblob_options_list ')' )* '}'
                 ;
keyblob_options_list
                 ::= keyblob_option ( ',' keyblob_option )*
                 ;
keyblob_option   ::= ( IDENT '=' const_expr )?
                 ;
```

If the options list is empty, the corresponding keyblob entry is allocated but not populated. The supported keyblob option identifiers are:

- start: The start address of the encrypted region
- end: The end address of the encrypted region
- key: The AES-128 counter mode encrypted key for a region
- counter: The initial counter value for a region
- noByteSwap: Option used for data generation in elftosb based on used flash memory. 1 - FLEX-SPI, 0 - QUAD-SPI (default : 0)

Keyblob Block

```
keyblob (0)
{
 (
      start=0x68001000,
      end=0x68001fff,
      key="00112233445566778899AABBCCDDEEFF",
      counter="0011223344556677",
      noByteSwap = 0
  )
  ()
  ()
  ()
}
```

NOTE

The region addresses that appear in the keyblob block must be supported by the underlying hardware. For example, an alias address may not be supported. See the corresponding chip reference manual for details.

3.1.1.5 Sections

The *section* blocks must be defined after the other block types within a command file. Each section block corresponds directly to a section created in the output (.sb) file. The syntax of *section* blocks has a section's unique identifier value and an option specific to that section. It is shown below.

The statement non-terminal is described in detail in Section 3.12, "Statements".

```
section_block ::= 'section' '(' int_const_expr section_options? ')' section_contents
  ;
section_options ::= ';' section_option_list
  ;
section_option_list
  ::= source_option ( ',' source_option )*
  ;
source_option ::= IDENT '=' const_expr
  ;
section_contents
  ::= '{' statement* '}'
  | '<=' SOURCE_NAME ';'
  ;
```

As is demonstrated in the following example, there are two forms of section contents.

The first one contains a sequence of statements enclosed within braces. A bootable section can be created with a sequence of bootloader commands enclosed within braces. The syntax for statements in a bootable section are described in detail in Section 3.12, "Statements".

The second one creates an arbitrary data section. The raw binary contents of the listed source file are copied into that section of the output file. There is no predefined format or data sections. The data sections can be used to hold resource files or a backing store for virtual memory paging.

The output (*.sb*) file created for a MCU ROM must start with a bootable section. The ROM stops processing at the end of this bootable section. Additional bootable and data sections are ignored.

Example 4: Two section blocks

```
# create a bootable section
section (32)
```

```
{
     # statements...
}
# create a data section
section (64) <= my_source_file;
```

The section identifier number that appears in the parentheses must be unique for that section. If two sections have the same identifier, an error is reported.

Set options that apply only to a single section by inserting them after the section's unique identifier separated by a semicolon. In the *sections* syntax above, options are described by the section_options non-terminal. If there is more than one option then the options are separated by commas as in the *options* block.

Refer to Table 2 to check the options that apply to sections in output files.

alignment

This option takes an integer power of two as its value. The offset within the output (*.sb*) file to the first byte of a section with a special alignment is guaranteed to be divisible by the alignment value. Alignment equal to or below 16 is ignored as that is the minimum alignment guaranteed by the cipher block size of an output (*.sb*) file. Note, the section itself is aligned not the boot tag for that section. Any padding inserted to align a section consists of "nop" bootloader commands.

cleartext

Set this option to a boolean value. The keywords "yes", "no", "true", and "false" are accepted, as is any integer expression that evaluates to zero or non-zero. The default is false. If the output file is encrypted and the cleartext option is true, the section to which the cleartext option applies is left unencrypted. However, ROM does not currently support unencrypted bootable sections in an encrypted file. This option is most useful for data sections.

As with all options, these can be set globally using an options block instead of individually per section. The user can also set a global default and override it with a section-specific option. For example, set the default section alignment to 2 K and then align one particular section to 4 K.

Sections are always created in the output (*.sb*) file in the order they appear in the command file. In addition, the first bootable section that is defined in the command file becomes the section that the bootloader starts processing first after it reviews the output (*.sb*) file headers.

3.2 Lexical elements

This section describes the various textual components that go into a command file, their syntax, and how they are used. While reading the sections below, check the following table to understand the usage of token in the command file.

Table 3. Example token values

Token	Description
10000	Integer literal.
0x200	Integer with value of 512.
256K	Integer with value of 262144.
0b001001	Integer with value of 9.
'q'	Byte-sized integer with value of 0x71 or 113.
'dude'	Word-sized integer with value of 0x64756465 or 1685415013.
"this is a test"	String literal.
$.text	Section name matching ".text".

Table continues on the next page...

Table 3. Example token values (continued)

Token	Description
$*	Section name matching all sections.
$*.bss	Another section name matching all .bss sections, such as ".sdram.bss".
appElfFile:main	Symbol reference with explicit source file.
:printMessage	Symbol reference using default source file.
`{{ 01 02 03 0b }}`	A four byte long binary object.

3.3 Whitespace

The whitespace in the form of space characters, tabs, newlines, or carriage returns are ignored throughout the command file except within a string. Any form of line ending is allowed.

3.4 Keywords

The following table lists every keyword used in the elftosb command files. These identifiers are not available for use as a source file or constant names. There are some of the keywords that are set aside for the features that are intended for the future and not in-use currently.

Table 4. Command file keywords

call	no
constants	options
extern	raw
false	section
filters	sources
from	switch
jump	true
load	yes
mode	if
else	defined
info	warning
error	sizeof
qspi	unsecure
ifr	jump_sp
enable	keyblob
start	end
key	counter

Table continues on the next page...

Table 4. Command file keywords (continued)

keywrap	reset
all	encrypt

3.5 Comments

The single-line comments can be introduced at any point in a line with a pound character ("#") or two slashes ("//") which runs until the end of the line.

The multi-line comments work the same as they do in ANSI C.

They begin with "/*" and end with "*/"

Additionally, as with ANSI C, there is no support for the nested multi-line comments.

3.6 Identifiers

The identifiers are used for the option names, constants, and source names. They follow the similar ANSI C rules for identifiers. They can begin with an underscore or alphabetic character and may contain any number of underscores and alphanumeric characters.

3.7 Integers

The integer literals are of one of these three supported bases: binary, decimal, or hexadecimal. The decimal integers have no prefix. The hexadecimal integers must be prefixed by '0x' and the binary integers must be prefixed by '0b'.

The integer literals can be followed by a metric multiplier character: "K", "M", or "G". The space characters are allowed between the last digit and the multiplier. Binary multiplier values instead of the standard metric multipliers are used. This means that "K" multiplies the integer by 1024, "M" by 1048576, and "G" by 1073741824. The lowercase "k", "m", or "g" are not allowed.

All integer values in a command file are unsigned and have a size associated with it. The supported integer sizes are byte (8 bits), half-word (16 bits), and word (32 bits). The integer literals are by default all word-sized values. To change the word size, the "word size" operator is used in an expression.

The integer constants can also be created with the character sequences contained in single quotes. One, two, or four character sequences are allowed. These correspond to byte, half-word, and word-sized integers. For example, 'oh' is equal to a half-word with the value of 0x6f68 hex (the value of the characters "o" and "h" in ASCII) or 28520 decimal.

Several keywords are set aside for the built-in integer constants for boolean values. These are "yes", "no", "true", and "false". The "yes" and "true" keywords evaluate to 1, while the "no" and "false" keywords evaluate to 0. These keywords can be used wherever the integer values are accepted including the command line.

3.7.1 Integer expressions

An integer expression can be used in any place where an integer constant value is required in an equation. These expressions (mostly) follow standard C expressions with a few exceptions. The following table lists the available operators.

Table 5. Integer expression operators

Operator	Description
+	add
-	subtract

Table continues on the next page...

Table 5. Integer expression operators (continued)

Operator	Description
*	multiply
/	divide
%	modulus
&	bitwise and
|	bitwise or
^	bitwise xor
<<	logical left shift
>>	logical right shift
.	set integer size
sizeof()	get size of a constant or symbol

In addition to the operators listed in the above table, the unary plus and minus are also supported.

3.7.1.1 Operator precedence

This table lists the expression operators grouped in their order of precedence. The first row in the table is the lowest and the last row is the highest precedence.

Table 6. Operator precedence in increasing order

Operator	Description
|	bitwise or
^	bitwise xor
&	bitwise and
<< >>	left shift, right shift
+ -	add, subtract
* / %	multiply, divide, modulus
.	word size
unary + -	unary positive and negative

3.7.1.2 Word size operator

The integer size operator (".") consists of a period followed by one of the characters "w", "h", or "b". These characters are case-sensitive. A whitespace is allowed between the period and the following character. This operator changes the word size for the expression to its left. The "w" character sets the size to a 32-bit word, "h" to a 16-bit word, and "b" to an 8-bit word.

For any given binary operation, the result is the largest word size of two operands. So, a byte-sized integer multiplied by a half-word-sized integer results in a half-word. The actual operation is always performed as 32-bit words and the result is truncated if necessary.

3.7.1.3 Sizeof operator

The sizeof operator is used to check the size of a symbol or a constant. The syntax of the operator is the keyword "sizeof" followed by a symbol reference or constant identifier in parentheses (unlike in ANSI C). Sizes are always 32-bit values.

3.7.1.4 Constant references

Along with the integer literals, the expressions may refer to the constants defined in the constants' blocks by their name. A constant name is a standard identifier. Placing a constant name in an expression is equivalent to inserting that constant's integer value. Although the sources share the same namespace as the constants, they cannot be used within an integer expression.

3.7.1.5 Symbol references

Just like constants, the symbol references may also be used in integer expressions. A symbol reference has the value of the symbol's value in the ELF file and is a 32-bit value. Usually, a symbol's value is its address, although some special symbols can have other values. If the referenced symbol does not exist in the source file, then the symbol reference has a value of 0.

3.7.2 Boolean expressions

The boolean expressions are used while defining a constant, an option, or a condition for the if and else-if statements described in Section 3.12.6, "If-Else". The boolean expressions cannot be a source or target of a load statement.

Table 7. Boolean expression operators

Operator	Description
&&	boolean and
||	boolean or
<	less than
>	greater than
<=	less than or equal to
>=	greater than or equal to
==	equal to
!=	not equal to
exists(src_file)	does a source file exist?
defined(const)	is a constant defined?

There is a number of new operators that can be used in the Boolean expressions. In addition to those operators, the unary not operator (or the character "!") is supported. All of these operators evaluate to either 0 or 1. Like in ANSI C, a value of 0 means false and any non-zero value means true.

There are two function-like operators that can be used in a Boolean expression. The first, "exists()", returns true if the source file named inside the parentheses exists on the disk and was opened successfully. It is a syntax error to put a source name that was not defined in a sources block inside an exists operator.

The second special operator is "defined()". It takes the name of a constant between the parentheses. The operator has a value of true if the named constant is assigned a value, either within the boot descriptor file or from the command line.

The && and || binary operators are short-circuit operators. This means that if the left-hand operand is equal to a value that makes the value of the right-hand operand not important (because the expression has the same end value either way), the right hand operand is not evaluated. This is particularly useful in expressions such as "if defined(const) && const > 10…". Here, the right-

hand greater-than expression is only evaluated if the constant "const" is defined. If the right-hand expression is always evaluated and "const" is not defined, an error is reported.

3.8 Strings

All string literals are contained within double quote characters. They may not extend beyond the end of a line. The C language backslashes used as escape sequences are not supported so that the backslash character can be used in the file paths. As a result it is not possible to insert a double quote, newline, or other special character in the middle of a string.

3.9 Section names

The named sections of the ELF files are selected with a section name literal. These special literals begin with a dollar-sign character ('$') and continue until the first character that is not allowed in the section name. The name is a standard glob-type expression that can match any number of ELF sections. The acceptable characters include alphanumerics, underscore, period, asterisk, question mark, dashes, caret, and square brackets. Many of these characters are used only as a part of the glob expression.

The supported glob sub-expressions are:

Expression	Description
*	Matches any character, zero or more times in a row.
?	Matches any single character.
[set]	Matches any character in the set.
[^set]	Matches any character not in the set.

In the list above, [set] is any combination of single characters and range. This range is formed using two characters separated by a hyphen: [a-z] inclusively matches all characters from "a" to "z".

When used in the section list of a load statement, a section name prefixed with a tilde ("~") character to invert the set of matched ELF sections.

3.10 Symbol references

The source files in the ELF format have a symbol table embedded in them. A symbol reference is used to refer to a particular symbol in an ELF file by its name. When used in an integer expression, the symbol reference has the symbol value which is its address.

The syntax for a symbol reference consists of an optional source file name followed by a colon and the symbol name. The symbol name is not placed in quotes and is used as a regular identifier.

If there is no source file before the colon, the symbol coming from the default source file that is specified with a "from" statement. If the symbol reference is not within the context of a "from" statement, the source file name is required.

3.11 Binary objects

The binary object values (known as "blobs") are a sequence of hexadecimal bytes that form an object. Double curly braces open and close a blob. Every two hexadecimal characters form one byte in the blob and all whitespace is ignored. The hex characters are case-insensitive. Non-hex characters are illegal and are not allowed within a blob.

3.12 Statements

Each statement within a bootable section block describes an "operation" that is performed by the bootloader when it processes the output (*.sb*) file. The individual statements correspond to at least one or more boot commands created in the output file. The elftosb interprets these statements and converts them into boot commands in the output file.

The sources block below has 3 statements. For all of the inline examples below, assume the following definitions:

```
sources
{
     myElfFile = “app.elf”;
     mySRecFile = “utility.s37”;
     myBinFile = “data.bin”;
}
```

This code above when in a boot descriptor file (.bd) is processed by the elftosb utility. The elftosb utility searches for app.elf, utility.s37, and data.bin files in the same folder and these files are then referenced as myElfFile, mySRecFile, and myBinFile in the output file.

All statements except the "from" and "if-else" statements must end with a semicolon.

3.12.1 Load

The load statement is used to store data into the memory. This load command includes the data loads, pattern fills, and word pokes commands used in the bootloader. The syntax of the statements can be simple but the interpretation can be very complex. In other words, a short load statement can produce a large sequence of boot commands and vice versa. The elftosb utility converts a load statement into bootloader commands.

The load command is also used to write to the flash memory. When loading to the flash memory, the region being loaded to must be erased before to the load operation. See the erase command for details.

An example code for a load statement is:

```
load_stmt ::= ‘load’ load_data ( ‘>’ load_target )?
  ;
load_data ::= const_expr
  | SOURCE_NAME
  | section_list ( ‘from’ SOURCE_NAME )?
  ;
section_list ::= section_ref ( ‘,’ section_ref )*
  ;
section_ref ::= ( ‘~’ )? SECTION_NAME
  ;
load_target ::= ‘.’
  | address_or_range
  ;
address_or_range
  ::= int_const_expr
  | int_const_expr ‘..’ int_const_expr
  ;
```

As shown in the code above, all load statements begin with the "load" keyword. Each load statement comprises of a data/ data source and a target location. The source is always required. The target can be implicit, in which case it is based on the source itself. Not all combinations of source and target types are allowed.

In the code above, the source is represented by the load_data non-terminal. The source can be integer values, string literals, a source file, or one or more named sections of a source file. These sources result in one or more segments of data depending on the type of source. The data sources, and therefore segments, may or may not have a physical memory location associated with them. This memory location is the range of addresses in the memory where the data is placed by default.

For instance, a section of an ELF file is linked to a certain address and has a length. These combine to form the section's natural address and size. For example, the content of a binary file has a natural size but not an address.

The target of the load statement determines the address in memory where the source is loaded and also the length of the load. For certain source types that have a natural location, the target is optional and can be excluded from the statement. If listed, the target is placed after the source data and a '>' symbol. If the target is implicit, same as the source, a dot (period) after the '>' symbol is used. The value for the target is an address or an address range. When a target is a single address, it does not have a length associated with it. In this case, the length of the load comes from the source data itself. The references to symbols from an ELF file can also be used as a load target. They are equivalent to an address range, from the symbol's start address to its end address.

When the target is a single address, the entire data source is loaded to that address. This is true even if the source has a natural address. This allows the user to, for instance, load the ELF sections to different addresses from which they were linked.

When the target is an address range or a symbol equivalent to an address range, the source is both located and potentially truncated. The load address is the start of the target range. This works the same as with a single target address. If the natural size of the data source is equal to or smaller than the size of the target range (the end address minus the start address), then the entire source is loaded. The leftover bytes in the target are not modified in such cases. Whenever the natural size of the source is larger than the target range, the source is truncated to the size of the target address range when loaded.

The data sources that are composed of multiple segments, such as ELF files with multiple sections, must be loaded to their natural location. This is because only in target address only one address or range can be specified, and it is useless to load each segment to the same address.

The most common form of a load statement is loading a source file by name. This can produce quite different data sources depending on the source file type. The specific features of each data source type are described below.

ELF file — Using an entire ELF file as a data source causes all sections within the file to be loaded. Not all sections are loaded; only those sections whose type is SHT_PROGBITS or SHT_NOBITS are considered. All sections from the ELF files have natural locations and sizes.

```
# these two loads are completely equivalent
load myElfFile;
load myElfFile > .;
```

S-record file — The content of the file is turned into an in-memory image where contiguous regions of data are found by combining the individual load commands. The load segments are created from each of the contiguous regions. These segments do have natural addresses.

```
load mySRecFile;
```

Binary file — The entire content of the file forms one load segment that does not have a natural address. However, a binary file does have a natural length.

```
// load an entire binary file to an address
load myBinFile > 0x70000000;

// load part of a binary file
load myBinFile > 0x70000000..0x70001000;
```

Binary object — This is almost like a binary file except that the data is listed inline in the boot descriptor file. Again, raw binary data has no natural address but does have a natural length.

```
// load an eight byte blob
load {{ ff 2e 90 07 77 5f 1d 20 }} > 0xa0000000;
```

ELF section list – If user wants to load only certain sections of an ELF file, a syntax is supported that lets you select the ELF sections using glob expressions. See Section 3.9, Sections for information about the section names. The data source syntax is a list of one or more section names followed by the "from" keyword and a source name for an ELF file. The "from" keyword and

the following source name can be omitted if the load statement is within the "from" statement. The following examples demonstrate the syntax:

Example load block

```
// inclusive section name
load $.text from myElfFile;

// exclusive section name
load ~$.mytext from myElfFile;

// example load inside a from statement
from myElfFile
{
    load $.text.*, ~$.text.sdram;
}
```

All sections of an ELF file have a natural location and size and the code in those sections expects to be at that location, an explicit load target must not be used. In fact, the elftosb utility allows only explicit targets for statements that select a single ELF section because it is not useful to load multiple sections to the same target address. On the other hand, it can be useful to relocate a single section to a new address in memory.

The actual comma-separated list of ELF section name expressions that follows the "load" keyword progressively filters the selected ELF sections. Each section name in the list if preceded by a tilde character ("~"), in which case the set of matched sections is inverted. For example, the section name "~$.sdram.*" matches every section that does not begin with ".sdram.".

In the above code block, check the third load command. The first section name "$.text.*" matches every ELF section that begins with ".text.". The second name (~.text.sdram) in the list matches every ELF section but the one named ".text.sdram" out of those sections matched by the previous section name. If the source file contains ".text.ocram", ".text.sdram", ".bss", and ".data" then only ".text.ocram" is selected.

Integer value — The integer value is a unique type of load data. This value is used as a pattern to fill a region of memory. The integer sources do not have a natural address but they do have a natural length.

```
# pattern fill
load 0x55.b > 0x2000..0x3000;

# load two bytes at an address
load 0x1122.h > 0xf00;
```

If you load an integer value to a single address, the load fills as many bytes as the integer value is long. The second load statement in the example above loads two bytes to 0xf00 because the integer value is a half word.

If you load an integer to an address range, only those bytes that are included in the range are filled. This is true even if the integer value size is larger than the address range length.

String literal — Using string literals as the load data source is very similar to loading a binary file. One use case of this is to fill a buffer in a memory that contains a message to be displayed to the user or printed over a serial port. When the buffer is set, user can invoke the print routine with a call statement.

```
# load a string at the address of a symbol
load “hello world!” > myElfFile:szMessage;
```

3.12.1.1 Load IFR

An IFR option to the load command that specifies that the data in the data source should be programmed to the Flash IFR index indicated in the target location.

The grammar is as follows:

```
load_ifr_stmt   ::=    'load ifr' int_const_expr '>' int_const_expr
                ;
```

There are two forms of the load IFR statement, one to program to a 4-byte IFR location and another to program to an 8-byte IFR location.

4-byte load IFR statement

```
section (0)
{
    load ifr 0x1234567 > 0x30;
}
```

8-byte load IFR statement

```
section (0)
{
    load ifr {{11 22 33 44 55 66 77 88}} > 0x40;
}
```

3.12.2 Call

The call statement is used for inserting a bootloader command that executes a function from one of the files that are loaded into the memory. The type of function call is determined by the introductory keyword of the statement.

The grammar for these statements looks like this:

```
call_stmt ::= call_type call_target call_arg?
  ;
call_type ::= 'call'
  | 'jump'
  ;
call_target ::= SOURCE_NAME
  | symbol_ref
  | int_const_expr
  ;
call_arg ::= '(' int_const_expr? ')'
  ;
```

As with the load statement, the call statement begins with a special keyword. But, instead of a single keyword, there are two possibilities. The keyword selects which specific boot command is produced by the statement, depending on the output boot image format. In general, the "call" commands are expected to return the bootloader and the "jump" commands are not. For the boot images, "call" produces the ROM_CALL_CMD and "jump" produces the ROM_JUMP_CMD. See the boot image format design document for specific details about these commands, such as the function prototypes they expect.

After the introductory keyword comes the call target, of which there are three forms that have their own syntax. All forms of the target boil down to just an address in the memory. The different forms are described in detail below.

Source file — If a source file name is used as the call target, the call statement uses the entry point to that source file as the target address. This implies that the source file must have an entry point. If a source file that does not support entry points or does not have one set is used, an error is reported.

```
# call the entry point
call myElfFile;

# same here
jump mySRecFile;
```

```
# this produces an error because binary files
# do not have an entry point
call myBinFile;
```

Integer expression — Using an integer expression is the most straightforward call target. The expression simply evaluates to the address of the function that is invoked by the call or jump boot command.

```
# jump to a fixed address
jump 0xffff0000;
```

Symbol — Although it is just another form of integer expression, it is important to point out that a reference to a symbol in an ELF file can be used as the call target. Both the form where the source file is explicit and the form where it is implicit are supported. The implicit form uses the source file from the enclosing from statement. It is an error to use the implicit form outside of a from statement. It is also an error to list a symbol that is not present in the source file, or to use a source file with a type other than ELF.

```
# call a function by name and pass it an arg
call myElfFile:initSDRAM (32);

# this is the implicit form of symbol usage
from myElfFile
{
    call :reboot();
}

# this is an error because Srecords do not have symbols
jump mySRecFile:anEntryPoint();
```

Note that the file the symbol comes from does not actually have to be loaded by the same command file. It is only used to find an address, whether or not the function actually exists at that location.

The final part of a call statement is the optional argument value. It is just an integer expression wrapped in parentheses. The expression determines what value is passed as the first argument to the call or jump boot commands. If the expression is excluded from the statement, then the argument value defaults to zero. Using empty parentheses is equivalent to completely excluding the parentheses.

3.12.3 From

More of a block than a true statement, the from statement has the simplest syntax. It produces no boot commands by itself. Instead, the from statement enables you to use simpler forms of the statements contained within it.

The simple grammar for the from statements follows this form:

```
from_stmt ::= 'from' SOURCE_NAME '{' statement* '}'
;
```

The from statement consists of the "from" keyword, a source identifier, and a sequence of statements enclosed in braces. There is no terminating semicolon after the closing brace. Any type of statement is allowed between the braces, except for the additional from statements, as they cannot be nested.

Certain forms of the load and call statements use an implicit source file. All the from statement does is setting this implicit source file for the statements found within it. This makes for cleaner and easier read command files.

The from statement

```
# name our input file
sources
{
```

```
    example = extern(0);
}

# create a section
section (0)
{
    from example
    {
        # load from example and call a function inside it
        load $.ocram.*;
        call :_start;
    }
}
```

The above example demonstrates how the from statement is used. The load and call statements inside the from statement do not have any source explicitly listed. Which file should the named sections be loaded from? Which file is the "_start" symbol located in? The from statement supplies the implicit source file for these statements.

The load statement loads all sections in the example source that have a name beginning with ".ocram.". The call statement generates a call boot command to the address of the "_start" symbol within the example source file.

3.12.4 Erase

The erase statement inserts a bootloader command to erase the flash memory.

Grammar for the erase statement:

```
erase_stmt ::= 'erase' address_or_range
  |       'erase' 'all'
  ;
```

There are two forms of the erase statement. The simplest form (erase all) creates a command that erases the available flash memory. The actual effect of this command depends on the runtime settings of the bootloader and whether the bootloader resides in the flash, ROM, or RAM.

The second form of the erase statement accepts an address or address range as an argument. It erases the flash sectors that are intersected by the address or range. To erase a single sector, provide a single address within that sector.

The erase statement

```
sources
{
    example = extern(0);
}

# create a section
section (0)
{
    erase all;
    load example;
}
```

3.12.5 Print

The print statement are actually three very similar statements that are used to print different categories of messages to the user. The three types of print statement are info, warning, and error. All print statements begin with a keyword corresponding to their type, as seen in the grammar here:

```
print_stmt ::= 'info' STRING
  | 'warning' STRING
  | 'error' STRING
  ;
```

The info statement simply prints the message to the standard out. The message is visible unless the caller enabled the quiet output feature. The warning statement does basically the same thing as the info statement, except that it prefixes the message with "warning:". Additionally, the message is always visible. Finally, the error statement stops the execution of the elftosb immediately and prints the message prefixed by "error:".

The print statement

```
sources
{
    # give the ELF file a name
    afile = "file.elf";
}

constants
{
    # create a constant that is the size of a symbol
    bufsize = sizeof(afile:_my_buf);
}

# create a section
section (0)
{
    if bufsize < 128
    {
        # elftosb stops after this is printed
        error "Buffer size $(bufsize) is too small!";
    }
    else
    {
        info "Buffer size $(bufsize) is acceptable";
    }
    /* ...more... */
}
```

The three print statements support the substitution of constant values and source file paths using a syntax like that for the Unix shell variable substitution. A constant name or source file name placed in parentheses and prefixed with a dollar sign causes the appropriate value to be inserted before the message is printed to the standard out.

For the constant substitution, there is a limited control of the formatting of the constant's value. The formatting options are placed before a colon that prefixes the name of the constant inside the parentheses. The two supported formatting options are the characters "d" and "x", only one of which is allowed at a time. The "d" character formats the constant as decimal and the "x" character formats it as hexadecimal. For example, "$(x:floop)" formats the constant "floop" as hex.

3.12.6 If-Else

To make it easier to create reusable boot descriptor files, the elftosb has the if-else statement. These statements work just like the if statements in any other language you have used. Chain as many if-else statements as you like. The final else branch is optional and may be excluded.

The grammar looks like this:

```
if_stmt ::= 'if' bool_expr '{' statement* '}' else_stmt?
;
else_stmt ::= 'else' '{' statement* '}'
| 'else' if_stmt
;
```

There are several differences in syntax from the ANSI C. No parentheses are required around the boolean expression after the "if" keyword. Additionally, curly braces are always required around the statements on both the if and else branches.

All types of statements are allowed inside the if-else statement, including the from statements. The converse is also true: the if-else statements may be placed inside the from statements.

3.12.7 Erase QuadSPI all statement

The erase QuadSPI all statement erases the entire external QuadSPI flash.

The grammar is:

```
erase_qspi_stmt ::=      'erase' 'qspi' 'all'
                ;
```

Erase QuadSPI All statement

```
section (0)
{
    erase unsecure all;
}
```

3.12.8 Erase Unsecure All statement

The erase unsecure all statement erases the entire internal flash, leaving the flash security disabled.

The grammar is:

```
unsecure_stmt    ::=     'erase' 'unsecure' 'all'
                 ;
```

Erase Unsecure All statement

```
section (0)
{
    erase unsecure all;
}
```

3.12.9 Enable QuadSPI statement

The enable QuadSPI statement initializes the external QuadSPI flash using a parameter block previously loaded to the RAM.

The grammar is:

```
enable_stmt     ::=    'enable' 'qspi' int_const_expr
                ;
```

Enable QuadSPI statement

```
section (0)
{
    # Load quadspi config block bin file to RAM, use it to enable QSPI.
    load myBinFile > 0x20001000;
    enable qspi 0x20001000;
}
```

3.12.10 Reset statement

The reset statement generates a booloader reset command that resets the target device. Any additional commands in the SB file after the reset command are ignored by the bootloader.

The grammar is:

```
reset_stmt     ::=     'reset'
               ;
```

Reset statement

```
section (0)
{
    reset;
}
```

3.12.11 Jump with stack pointer statement

The jump with stack pointer statement generates a booloader jump command that sets the stack pointer before jumping. Any additional commands in the SB file after the jump command are ignored by the bootloader. The first argument is the value of the stack pointer. The second argument is the jump address. The third (optional) argument is the argument to the function being jumped to.

The grammar is below. The call_target and call_arg elements are described in the regular elftosb documentation.

```
jump_sp_stmt    ::=   'jump_sp' sp_arg call_target call_arg?
                ;
sp_arg   ::=    int_const_expr
                ;
```

Jump with stack pointer statement

```
section (0)
{
    jump_sp 0x20000e00 0x1000 (0x5a5a5a5a);
}
```

3.13 Common usage example

The most common use of elftosb is to simply load a single ELF file and jump to its entry point, which is almost always the _start symbol defined by the C runtime library.

Basic reusable boot descriptor file

```
// Define one input file that will be the first file listed
// on the command line. The file can be either an ELF file
// or an S-record file.
sources
{
    inputFile = extern(0);
}

// create a section
section (0)
{
    load inputFile; // load all sections
    call inputFile; // jump to entry point
}
```

4 elftosb key file format

The key files provided to elftosb with the -k/--key command line switch have a very simple format. Each line of a key file contains one key which is an uninterrupted string of 32/64 hexadecimal characters, for a total of 128/256 bits of key data. Multiple keys may appear in a key file. Each key is on a separate line. The line-ending format is not significant.

Example 16. Key file with two 128 bits keys

```
3F3CFBC001F399991035C3C6C7065924
1BA3CD4030FC4376B4AA8CB5E932432E
```

Example 17. Key file with one 256 bits key

```
AAB5CCFB687D378C93821E8793337EA8F98B48A0B596F36CDD169347322E8C87
```

The contents of a key file are in plaintext.

5 Appendix A: Command file grammar

The grammar for the command file format is shown below in the Extended Backus-Naur Format (EBNF).

```
command_file ::= pre_section_block* section_def*
  ;

pre_section_block
  :: options_block
  | constants_block
  | sources_block
  ;

options_block ::= 'options' '{' option_def* '}'
  ;
```

```
option_def ::= IDENT '=' const_expr ';'
  ;

constants_block
  ::= 'constants' '{' constant_def* '}'
  ;

constant_def ::= IDENT '=' int_const_expr ';'
  ;

sources_block ::= sources '{' source_def* '}'
  ;

source_def ::= IDENT '=' source_value ( '(' source_attr_list? ')' )? ';'
  ;

source_value ::= STRING_LITERAL
  | 'extern' '(' int_const_expr ')'
  ;

source_attr_list
  ::= option_def ( ',' option_def )*
   ;

section_block ::= 'section' '(' int_const_expr section_options? ')'
              section_contents
   ;

keyblob_block ::= 'keyblob' '(' int_const_expr ')' keyblob_contents
  ;

keyblob_contents
  ::= '{' ( '(' keyblob_options_list ')' )* '}'
  ;

keyblob_options_list
  ::= keyblob_option ( ',' keyblob_option )*
  ;

keyblob_option ::= ( IDENT '=' const_expr )?
  ;

section_options
  ::= ';' source_attr_list?

section_contents
  ::= '{' statement* '}'
  | '<=' SOURCE_NAME ';'
  ;

statement ::= basic_stmt ';'
  | from_stmt
  | if_stmt
  ;

basic_stmt ::= load_stmt
  | call_stmt
  | mode_stmt
  | message_stmt
  ;
```

```
load_stmt ::= 'load' load_data ( '>' load_target )?
  ;

load_data ::= int_const_expr
  | STRING_LITERAL
  | SOURCE_NAME
  | section_list ( 'from' SOURCE_NAME )?
  ;

section_list ::= section_ref ( ',' section_ref )*
  ;

section_ref ::= ( '~' )? SECTION_NAME
  ;

load_target ::= '.'
  | address_or_range
  ;

address_or_range
  ::= int_const_expr
  | int_const_expr '..' int_const_expr
  ;

symbol_ref ::= SOURCE_NAME? ':' IDENT
  ;

load_ifr_stmt ::= 'load ifr' int_const_expr '>' int_const_expr
  ;

call_stmt ::= call_type call_target call_arg?
  ;

call_type ::= 'call'
  | 'jump'
  ;

call_target ::= SOURCE_NAME
  | symbol_ref
  | int_const_expr
  ;

call_arg ::= '(' int_const_expr? ')'
  ;

jump_sp_stmt ::= 'jump_sp' sp_arg call_target call_arg?
  ;

sp_arg ::= int_const_expr
  ;

from_stmt ::= 'from' SOURCE_NAME '{' in_from_stmt* '}'
  ;

in_from_stmt ::= basic_stmt ';'
  | if_stmt
  ;

mode_stmt ::= 'mode' int_const_expr
```

```
  ;

message_stmt ::= message_type STRING_LITERAL
  ;

message_type ::= 'info'
  | 'warning'
  | 'error'
  ;

if_stmt ::= 'if' bool_expr '{' statement* '}' else_stmt?
  ;

else_stmt ::= 'else' '{' statement* '}'
  | 'else' if_stmt
  ;

encrypt_stmt ::= 'encrypt' '(' int_const_expr ')' encrypt_stmt_list
  ;

encrypt_stmt_list
  ::= '{' ( statement )* '}'
  ;

erase_qspi_stmt ::= 'erase' 'qspi' 'all'
  ;

unsecure_stmt ::= 'erase' 'unsecure' 'all'
  ;

enable_stmt ::= 'enable' 'qspi' int_const_expr
  ;

reset_stmt ::= 'reset'
  ;

const_expr ::= bool_expr
  | STRING_LITERAL
  ;

int_const_expr ::= expr
  ;

bool_expr ::= int_const_expr
  | bool_expr '<' bool_expr
  | bool_expr '<=' bool_expr
  | bool_expr '>' bool_expr
  | bool_expr '>=' bool_expr
  | bool_expr '==' bool_expr
  | bool_expr '!=' bool_expr
  | bool_expr '&&' bool_expr
  | bool_expr '||' bool_expr
  | '!' bool_expr
  | IDENT '(' SOURCE_NAME ')'
  | '(' bool_expr ')'
  | 'defined' '(' IDENT ')'
  ;

expr ::= INT_LITERAL
  | IDENT
```

```
   | symbol_ref
   | expr '+' expr
   | expr '-' expr
   | expr '*' expr
   | expr '/' expr
   | expr '%' expr
   | expr '<<' expr
   | expr '>>' expr
   | expr '&' expr
   | expr '|' expr
   | expr '^' expr
   | unary_expr
   | expr '.' INT_SIZE
   | '(' expr ')'
   | 'sizeof' '(' symbol_ref ')'
   | 'sizeof' '(' IDENT ')'
   ;

unary_expr ::= '+' expr
   | '-' expr
   ;
```

6 Appendix B: SB boot image file format

6.1 Glossary

AES-128 - Rijndael cipher with block and key sizes of 128 bits.

Block cipher - Encryption algorithm that works on blocks of N={64, 128, ...} bits.

CBC - Cipher Block Chaining, a cipher mode that uses the feedback between the ciphertext blocks.

CBC-MAC - A message authentication code computed with a block cipher.

Cipher block - The minimum amount of data on which a block cipher operates.

Ciphertext - Encrypted data.

DEK - Data encryption key, a one-time session key used to encrypt the bulk of the boot image.

ECB - Electronic Code Book, a cipher mode with no feedback between the ciphertext blocks.

Hash - Digest computation algorithm.

KEK - Key Encryption Key, used to encrypt a session key or DEK.

MAC - Message Authentication Code. Provides integrity and authentication checks.

Message digest - Unique value computed from the data using a hash algorithm. Provides only an integrity check (unless encrypted).

Plaintext - Unencrypted data.

Rijndael - Block cipher chosen by the US Government to replace DES. Pronounced "rain-dahl".

Session key - Encryption key generated at the time of encryption. Only ever used once.

SHA-1 - Hash algorithm that produces a 160-bit message digest.

6.2 Introduction

The entire boot image format is built around the requirements of AES-128, with its minimum block size of 128 bits or 16 bytes. AES-128 is the symmetric block cipher that is used for encrypted boot images. Using its block size as the base unit throughout the image makes it much easier to accommodate the encryption.

To support multiple executables within one image, the format has the concept of sections. Each section can contain a standalone bootable image, or may be a part of a larger sequence of sections. A boot command is provided that can be used to direct the bootloader to continue from another section at runtime.

There is a number of features of this format that are not useful for all applications or methods of reading. For instance, the section table is only useful if the random access to the boot image is available, while the boot tags are most useful when booting from a streaming media. The goal here is to provide a great deal of capability to the image, regardless of how it is accessed.

6.3 Basic types

Several basic C types are used throughout this document to represent cipher blocks, keys, and other important elements. The definitions for these types are shown below.

```
//! An AES-128 cipher block is 16 bytes.
typedef uint8_t cipher_block_t[16];

//! An AES-128 key is 128 bits, or 16 bytes.
typedef uint8_t aes128_key_t[16];

//! A SHA-1 digest is 160 bits, or 20 bytes.
typedef uint8_t sha1_digest_t[20];

//! Unique identifier for a section.
typedef uint32_t section_id_t;
```

6.4 Boot image format

The boot image format consists of five distinct regions. First, there is a plaintext header containing basic information about the image. A section table, also plaintext, comes afterwards. It describes each of the different sections within the image. For encrypted images, a key dictionary that is used to support multiple customer keys then follows. Next, each section has its data, which is prefixed with a tag used by the bootloader. Finally, the image terminates with an authentication code for the entire image. The figure below shows the basic layout of a boot image.

The image format is designed to be read from the streaming media without the support for random access while requiring the caching of as little data as possible. However, the format also includes features that are most useful when the random access to the image is possible. For example, the image ends with an authentication code computed from the entire rest of the image. This isn’t particularly useful for the ROM, but can be used by the host-resident utilities to verify and authenticate the boot images before using them.



Figure 2. Boot image regions

The basic unit size of the format is that of an AES-128 cipher block, or 16 bytes. Every region in the file always starts on a cipher block boundary. Every field within the image is formatted in the little endian byte order.

6.4.1 Image header

The header of a boot image is always unencrypted. It provides the required information about the image as a whole, as well as some useful pointers to the other regions within the image.

The image header size is always a round number of cipher blocks. Any padding bytes that are necessary to fill out the structure are always set to random values. No padding is necessary if the header completely fills the last cipher block it occupies. The section table dictionary immediately follows.

The C structure definition for the image header is:

```
struct boot_image_header_t
{
    union
    {
        sha1_digest_t m_digest;
        struct
        {
            cipher_block_t m_iv;
            uint8_t m_extra[4];
        };
    };
    uint8_t m_signature[4];
    uint8_t m_majorVersion;
    uint8_t m_minorVersion;
    uint16_t m_flags;
    uint32_t m_imageBlocks;
```

```
    uint32_t m_firstBootTagBlock;
    section_id_t m_firstBootableSectionID;
    uint16_t m_keyCount;
    uint16_t m_keyDictionaryBlock;
    uint16_t m_headerBlocks;
    uint16_t m_sectionCount;
    uint16_t m_sectionHeaderSize;
    uint8_t m_padding0[2];
    uint8_t m_signature2[4];
    uint64_t m_timestamp;
    version_t m_productVersion;
    version_t m_componentVersion;
    uint16_t m_driveTag;
    uint8_t m_padding1[6];
};
```

The fields of `boot_image_header_t` have their descriptions in the following table. The flags defined for the `m_flags` field are shown in the second table.

Table 8. Image header fields

Field	Description
`m_digest`	SHA-1 digest of all fields of the header prior to this one. The first 16 bytes (of 20 total) also act as the initialization vector for CBC-encrypted regions.
`m_signature`	Always has the value 'STMP'.
`m_majorVersion`	Major version of the boot image format, currently 1.
`m_minorVersion`	Minor version of the boot image format, currently 1 or 2.
`m_flags`	Flags associated with the entire image.
`m_imageBlocks`	Size of the entire image in blocks.
`m_firstBootTagBlock`	Offset from the start of file to the cipher block containing the first boot tag.
`m_firstBootableSectionID`	Unique identifier of the section to start booting from.
`m_keyCount`	Number of entries in the DEK dictionary.
`m_keyDictionaryBlock`	Starting block number, from the beginning of the image, for the DEK dictionary.
`m_headerBlocks`	Size of the entire image header in blocks.
`m_sectionCount`	Number of sections.
`m_sectionHeaderSize`	Size in blocks of a section header.
`m_padding0`	Two bytes of padding to align `m_signature2` to a word boundary. Set to random values.
`m_signature2`	Always set to 'sgtl'. This second signature is only present in files with a minor version greater or equal to 1.
`m_timestamp`	Timestamp in microseconds size 1-1-2000 00:00 when the image was created.
`m_productVersion`	Product version.

Table continues on the next page...

Table 8. Image header fields (continued)

Field	Description
m_componentVersion	Component version.
m_driveTag	Identifier for the disk drive or partition containing this image.
m_padding1	Eight bytes of padding to fill out the cipher block. Set to random values.

Table 9. Boot image fields

Constant	Bit	Description
ROM_DISPLAY_PROGRESS	0	Turns on the progress reports of executed commands.
ROM_VERBOSE_PROGRESS	1	Prints the extra information in reports about the executed commands. Applies only if ROM_DISPLAY_PROGRESS is also enabled.

The m_majorVersion and m_minorVersion fields describe the version of the boot image format, not the version of the ROM (as in the previous boot image formats). The major version field is currently 1. Any time this field is changed, the format is no longer backwards compatible with the previous versions and a new bootloader is required. The minor version field should be incremented for any format changes that are backwards compatible with the previous bootloader versions. For instance, adding a new field to the end of the image header is backwards compatible due to the presence of the m_headerBlocks field. In this case only m_minorVersion should be incremented. However, if the image header fields are reordered, the current bootloader can no longer read the image and the m_majorVersion field must be incremented. See the file format versions table at the end of this document for more version details.

If the value of the m_keyCount is zero, then the boot image is fully unencrypted. The image is always encrypted if there is at least one key in the dictionary.

The SHA-1 digest of the header provides a basic integrity check for unencrypted images. It does not provide any extra security because it can simply be updated along with any changes made to the header.

Throughout the rest of the file, any time something is encrypted using the CBC mode, the first 16 bytes of the m_digest field are used as the initialization vector. The digest is random enough because the header differs for all boot images. The m_timestamp field, in addition to its nominal purpose, serves to guarantee that the plaintext header is different for every boot image created. In addition to improving the randomness of the header digest, this is important because the header is authenticated with the customer key.

The m_keyDictionaryBlock field is also used to help the boot ROM speed up its processing of the header. This value can be calculated from other header fields, but having it pre-calculated allows the ROM code to keep track of fewer header fields.

The m_productVersion and m_componentVersion fields contain version values that describe the firmware within the boot image. These fields use the following C structure defintion:

```
struct version_t
{
    uint16_t m_major;
    uint16_t m_pad0;
    uint16_t m_minor;
    uint16_t m_pad1;
    uint16_t m_revision;
    uint16_t m_pad2;
};
```

Within each of the major, minor, and revision fields of the `version_t` structure, the version number is in the right-aligned BCD format. The default value for both versions is 999.999.999.

The `m_padding0` and `m_padding1` fields are used to align other fields and round out the structure size to an even cipher block. These bytes are set to random values when the image is created to add to the “whiteness” of the header for cryptographic purposes.

6.4.2 Section table

The section table is basically an index of the starting block and length for each section within a boot image. It also contains flags that apply solely to that section.

The table is always unencrypted and comes immediately after the plaintext image header and before the DEK dictionary, if the dictionary is present.

The C type definition for the section table and its entries are as follows:

```
struct section_header_t
{
    section_id_t m_identifier;
    uint32_t m_offset;
    uint32_t m_length;
    uint32_t m_flags;
};
struct section_table_t
{
    section_info_t m_sections[1];
};
```

The fields of `section_header_t` are described in the following table. The flags defined for the `m_flags` field of `section_header_t` are as shown in the second table.

Table 10. Section header fields

Field	Description
`m_identifier`	Unique 32-bit identifier for this section.
`m_offset`	The starting cipher block for this section's data from the beginning of the image.
`m_length`	The length of the section data in cipher blocks.
`m_flags`	Flags that apply to the entire section.

Table 11. Section flags

Constant	Bit	Description
`ROM_SECTION_BOOTABLE`	0	The section is bootable and contains a sequence of bootloader commands.
`ROM_SECTION_CLEARTEXT`	1	The section is unencrypted. Applies only if the rest of the boot image is encrypted.

The length of each entry in the section table comes from the `m_sectionHeaderSize` field of the image header. The entries are always a round number of cipher blocks long, being padded if necessary. All entries in the table are of the same length. In version 1 of the file format, the section table entries are a single cipher block long and have no padding.

The total number of sections (and thus the number of entries in the section table) is given in the `m_sectionCount` field of the image header. This should always be at least 1 for a valid bootable image. If it is 0, then the image contains no boot commands

and is considered invalid. In addition, there must be at least one section with the `ROM_SECTION_BOOTABLE` flag set for an image to be valid.

The size of the section table is either `(header.m_sectionCount * header.m_sectionHeaderSize) cipher blocks or (header.m_sectionCount * header.m_sectionHeaderSize * 16)` bytes.

6.4.3 DEK dictionary

The key dictionary always follows the image header in the next cipher block in the encrypted images. The unencrypted images do not have a DEK dictionary.

Its purpose is to allow a single boot image to work with any number of customer keys. This is accomplished by generating a new key, the Data Encryption Key (DEK), every time a boot image is generated. Except for this dictionary, the rest of the image is encrypted with this DEK. The dictionary is used to map from any given customer key to the DEK in a secure manner, by encrypting the DEK with each customer key to be supported. Thus, the DEK is never available without a valid customer key.

Each entry in the dictionary consists of two pieces of data: the Message Authentication Code (MAC) and the encrypted DEK itself. The MAC acts as a check code (a known value that can be searched for). Otherwise, there is no way to tell a valid decryption of the DEK from garbage.



Figure 3. DEK dictionary

The MAC is generated using a technique called CBC-MAC. The header of the boot image and the section table, which are both always plaintext, are encrypted in the CBC mode using the KEK for the given dictionary entry. The initialization vector for this encryption is always zero. Only the last cipher block is retained throughout this process. The authentication code is the last cipher block.

The C type definition for the DEK dictionary is as follows:

```
struct dek_dictionary_entry_t
{
    cipher_block_t m_mac;
    aes128_key_t m_dek;
};
struct dek_dictionary_t
{
    dek_dictionary_entry_t m_entries[1];
};
```

The `m_dek` field in each entry is encrypted using the KEK in the CBC mode using the IV from the image header. The CBC-MAC result, held in the `m_mac` field, is not encrypted. This is not necessary because it is generated from the secret OTP key.

The number of entries in the dictionary is determined from the m_keyCount field of the image header. The dictionary size is always `header.m_keyCount * 2 cipher blocks, or header.m_keyCount * 32` bytes. If `m_keyCount` is zero, then the DEK dictionary occupies no cipher blocks in the image and the entire image is unencrypted.

The only realistic limit on the size of the dictionary is the boot time. The more dictionary entries, the longer it takes to boot the device. At least the algorithm to search for the DEK should be O(n).

6.4.4 Section boot tags

Before each section data region, there is a special tag cipher block that describes the following section. These tags are called boot tags because the boot ROM uses them to search for sections without having to maintain a copy of the entire section table in the memory or re-read portions of the image from the storage. Boot tags are always paired with a section data region—there is never one without the other. Another way to think of boot tags is as a section header local to the section contents.

The actual structure of a boot tag is that of the `ROM_TAG_CMD` bootloader command. Reusing the boot command structure for the boot tag simplifies the ROM code. The tag command contains duplicates of some of the fields from the section table entry for the section data region with which it is paired. The most important of these are the section identifier and the section length (in blocks).

Because there is no padding allowed between the sections, the section length effectively points to the next boot tag. This allows the boot ROM to easily search for section data regions by comparing the identifiers and following the chain formed by the boot tags. The last boot tag in an image always has its `ROM_LAST_TAG` flag set to help the ROM know at what point to stop searching.

6.4.5 Section data regions

There are two types of section data regions. The first is a bootable region that contains a sequence of boot commands. Second is any non-bootable region that can contain arbitrary data that is not processed by the boot ROM. These regions may contain resources or other data to be used by customer applications.

The contents of a bootable region are simply a number of bootloader commands sequenced one after another. Bootable sections must always begin with a `ROM_TAG_CMD` bootloader command. See section 9 for more details about the structure of bootloader commands and the details of individual commands.

An SB file created for a MCU ROM must start with a bootable section. The ROM stops processing at the end of this bootable section. Additional bootable and data sections are ignored.

Section data regions must be ordered in the same sequence as they appear in the section table. That is, the data region for section number 1 must come after the data region for section number 0 within the boot image. Also, there must be no pad blocks inserted before or after section data regions, even though the format implicitly supports this by the use of cipher block pointers. These restrictions are intended to make the processing of the boot image by the ROM easier.

6.4.6 Image authentication code

Every boot image ends with an authentication code that is computed from the entire contents of the image (excluding the authentication code, of course). This code is a SHA-1 digest encrypted with the DEK using the CBC mode. The authentication code consumes two cipher blocks in the image, with three words of padding added after the last word of the SHA-1 digest (because the SHA-1 digest is 160 bits and the cipher blocks are 128 bits). The padding bytes are set to random values.

The digest is computed from the following components, in this order: plaintext header, plaintext section table, DEK dictionary, plaintext section contents.

The hash algorithms themselves do not provide authentication, only an integrity check. However, if the digest is encrypted with a secret key, then it can be used to provide authentication.

In an unencrypted boot image, the image authentication code is of course also unencrypted. The code no longer provides authentication, but does still provide an integrity check over the entire image.

The authentication code always starts at the cipher block number (`header.m_imageBlocks - 2`).

6.5 Encryption details

6.5.1 Encryption process

The process of encryption takes place solely within the elftosb utility, because it converts the ELF or S-record binaries into a boot image. The sequence below shows the steps that the elftosb takes to encrypt an image.

1. Build plaintext image header
    a. Generate IV
    b. Compute SHA-1 over image header
2. Generate plaintext section table
3. Generate DEK
4. For every KEK:
    a. Read KEK key file
    b. Compute CBC-MAC over plaintext image header with IV=0
    c. Encrypt DEK with KEK in CBC mode with IV from header
    d. Combine unencrypted CBC-MAC and encrypted DEK into dictionary entry
5. For every section:
    a. Generate a `ROM_TAG_CMD` as the boot tag for this section
    b. Encrypt the boot tag using CBC mode with IV from header
    c. Generate plaintext section contents
    d. Encrypt the section contents using CBC mode with IV from header
6. Compute SHA-1 digest of image
7. Encrypt image digest using CBC node with IV from header

6.5.2 Decryption process

The decryption process takes place within the ROM. In addition, there is a host utility program that can decrypt a boot image for testing purposes.

1. Read the first cipher block of the image header. The `m_keyCount` field in the first cipher block tells if the image is encrypted or not. If the image is encrypted, the m_keyCount is going to be non-zero.
2. As the image header is read, compute the CBC-MAC over it using the customer key.
3. For each entry in the DEK dictionary:
    a. does the `m_mac` field match the computed CBC-MAC? If not, jump to the next entry.
    b. if the `m_mac` field matches, decrypt the DEK using the customer key and exit the loop.
4. For each section table and any section data regions that are to be read:
    a. decrypt the region using the DEK in the CBC mode with the IV from the header.

6.5.3 Boot commands

A bootable section in an image contains a sequence of boot commands and any data required by those commands. The commands are processed in a linear sequence starting with the first. Each boot command occupies a single cipher block, plus any cipher blocks required for data associated with that command. The C structure definition for a boot command is as follows:

```
struct boot_command_t
{
    uint8_t m_checksum;
    uint8_t m_tag;
    uint16_t m_flags;
    uint32_t m_address;
    uint32_t m_count;
    uint32_t m_data;
};
```

The commands described in this section are chosen to allow for the greatest flexibility in construction of boot images using the least number of command types. For the most part, the individual fields of boot_command_t vary in exact meaning between each command and are described below.

Because the m_checksum field is always calculated in the same way for every command, it deserves a special mentioning here. This field provides a cheap and easy way to verify that the cipher block contains a valid bootloader command. While eight bits are certainly not enough to act as a solid defense against either corruption or intended changes, it is still better than nothing.

The checksum is computed in the following manner:

```
boot_command_t bootCommand;
uint8_t * bytes = reinterpret_cast<uint8_t *>(&bootCommand);
uint8_t checksum = 0x5a;
int i;

// Unroll this loop for better optimization.
for (i = 1; i < sizeof(bootCommand); ++i)
{
    checksum += bytes[i];
}
```

Note that the checksum is computed only over bytes 1 through 15 of the boot_command_t structure for each boot command. Put another way, any additional cipher blocks of data following a command are not included in the checksum. Also note that the initial checksum value is 0x5a instead of 0. This is to prevent an all-zero command from also having a zero checksum.

The m_tag fields of each boot command contain a unique byte value that identifies which command the structure describes. The list of boot command tag values is shown in the following table.

Table 12. Boot command tag values

Command tag value	Command tag mnemonic
0x00	ROM_NOP_CMD
0x01	ROM_TAG_CMD
0x02	ROM_LOAD_CMD
0x03	ROM_FILL_CMD
0x04	ROM_JUMP_CMD

Table continues on the next page...

Table 12. Boot command tag values (continued)

Command tag value	Command tag mnemonic
0x05	ROM_CALL_CMD
0x06	Reserved
0x07	ROM_ERASE_CMD
0x08	ROM_RESET_CMD
0x09	ROM_MEM_ENABLE_CMD
0x10	ROM_PROG_CMD

Any values of m_tag that do not match those listed in the previous table are invalid. If encountered, the bootloader stops and reports an error.

ROM_NOP_CMD

The ROM_NOP_CMD command is a no-operation. The bootloader simply skips it. All fields except the m_tag fields are ignored by the bootloader and may contain any value. However, until other uses are documented for these fields, they should contain the values presented in the following table.

Table 13. No-op command fields

Field	Description
m_checksum	Simple checksum, which comes to 0x5a when all other fields are zeros.
m_tag	0x00 or ROM_NOP_CMD
m_flags	0
m_address	0
m_count	0
m_data	0

Any values of m_tag that do not match those listed in the previous table are invalid. If encountered, the bootloader stops and reports an error.

ROM_TAG_CMD

The ROM_TAG_CMD is used as a kind of “key frame” that describes a section, or a local section header. It contains most of the fields from the section’s entry in the section table.

This command in not expected to appear within the command stream in a bootable section, and the bootloader just ignores it if it is present. The purpose of this command definition is to describe the structure of the boot tag cipher block. Boot tags use the exact same structure as the boot commands to make the bootloader’s job much easier.

Table 14. Hint Tag command fields

Field	Description
m_checksum	Simple checksum of the other fields of boot_command_t.
m_tag	0x01 or ROM_TAG_CMD
m_flags	Bit 0: ROM_LAST_TAG

Table continues on the next page...

Table 14. Hint Tag command fields (continued)

Field	Description
m_address	The m_tag field from the section header.
m_count	The number of cipher blocks that the data for this section occupies. This is also the number of cipher blocks until the next boot tag (except for the last one).
m_data	The m_flags field from the section header.

ROM_LOAD_CMD

This command is followed by an arbitrary number of cipher blocks that contain the data to be loaded into the memory, starting at the location specified by the m_address field of boot_command_t. The m_count field contains the number of bytes to be loaded into this location in the memory.

Table 15. Load command fields

Field	Description
m_checksum	Simple checksum of the other fields of boot_command_t.
m_tag	0x02 or ROM_LOAD_CMD
m_flags	Bit 0: Reserved
m_address	Memory address to which the data is stored.
m_count	Number of bytes to load. This is also the number of valid bytes in the data cipher blocks following this command.
m_data	CRC-32 over the data to be loaded.

The number of cipher blocks following the command is (m_count + 15) / 16. This means that there may be up to 15 bytes of padding in the last data cipher block. The pad bytes are always filled with random data. See the following figure for an example of how the cipher blocks are arranged for a load command with a data size of 18 bytes.

Figure 4. Load comment cipher blocks

There are no restrictions on the alignment for the m_address or m_count fields. It is up to the ROM implementation to decide how to best optimize the loading of data. Thus there is no guarantee on the order in which the data is written to the memory.

The m_data field contains a CRC-32 value computed over the data following the command header block. Any pad bytes in the last data cipher block are included in the CRC-32 calculation.

ROM_FILL_CMD

This bootloader command is used to fill the regions of memory with a bit pattern. The fill pattern is always a full 32 bits wide, but the byte aligned fill length and target address are fully supported.

Table 16. Fill command fields

Field	Description
m_checksum	Simple checksum of the other fields of boot_command_t.

Table continues on the next page...

Table 16. Fill command fields (continued)

Field	Description
m_tag	0x03 or ROM_FILL_CMD
m_flags	Always 0.
m_address	The starting memory address to which the fill pattern is written.
m_count	Number of bytes to fill.
m_data	The fill pattern. Always replicated across the word, regardless of the pattern size.

The fill pattern, regardless of its actual size, must be spread across the entire m_data field. A pattern that is a byte wide must be replicated four times across m_data, and twice for the half-word patterns.

When filling, the pattern is adjusted so that the most significant byte is aligned with the first byte to be filled. The following figure demonstrates what this looks like.



Figure 5. Fill pattern alignment

Note that this command is guaranteed to use the word writes between any unaligned ragged edges. This enables the use of the fill command as a word poke operation to write to the registers.

ROM_JUMP_CMD

When the bootloader encounters this command, the bootloading stops and the CPU control is transferred to the function residing at m_address. The contents of m_data is passed as a single argument to the function. The ROM does not expect to regain control of the CPU after this command is executed.

Table 17. Jump command fields

Field	Description
m_checksum	Simple checksum of the other fields of boot_command_t.
m_tag	0x04 or ROM_JUMP_CMD
m_flags	Bit 0: Reserved.
m_address	Address that the PC is set to.
m_count	Initial stack pointer if m_flags bit 1 is set, otherwise 0.
m_data	Argument to pass to the entry point in R0.

The prototype of the function executed by ROM_JUMP_CMD is as follows.

```
void jump_function( uint32_t arg );
```

Note the void result. If the function does return, the bootloader fails with the ERROR_ROM_LDR_JUMP_RETURNED error.

If bit 1 of `m_flags` is set, the m_count field contains the initial stack pointer register value to set before the jump is executed.

ROM_CALL_CMD

Like the `ROM_JUMP_CMD`, the `ROM_CALL_CMD` also invokes a function residing at `m_address` and passes the value `m_data` as its argument. The first and most important difference between the two commands is a semantic one (the function invoked by `ROM_CALL_CMD` is expected to relinquish the control and return to the ROM to allow the bootloading to continue). In addition, this command adds a second optional argument to the function prototype. This second argument can be used in combination with the function's return value to tell the bootloader to jump to another section in the current boot image or prepare for an entirely new boot image.

Table 18. Call command fields

Field	Description
`m_checksum`	Simple checksum of the other fields of `boot_command_t`.
`m_tag`	0x05 or `ROM_CALL_CMD`
`m_flags`	Bit 0: Reserved.
`m_address`	Address for the function to call.
`m_count`	0
`m_data`	Argument to pass to the function in R0.

The full prototype of the function executed by `ROM_CALL_CMD` is as follows:

```
int call_function( uint32_t arg, uint32_t * resultId );
```

The value of the `m_data` field is passed in the first argument to the function. The second argument is a pointer to a word that the function can modify to return a section or image ID.

The return value determines what happens when `call_function()` returns and whether the *resultId is examined. The possible return values are shown in the following table.

Table 19. Call command return values

Return value	Action
< 0	Negative values as errors.
0=SUCCESS	Success. Continue executing the commands in the current section.
1=ROM_BOOT_SECTION_ID	Switch to the section with the ID of *resultId.
2=ROM_BOOT_IMAGE_ID	Restart the bootloader in expectance of a new boot image. The *resultId value is passed to the driver when its initialization function is called again.
> 2	Ignored, same as SUCCESS.

The two positive return codes have special meanings. If the function returns ROM_BOOT_SECTION_ID, then the bootloader begins searching for a section of the current image that has an ID equal to the value returned through resultId. This section must follow the current section in the image or it is not going to be found because the bootloader only searches forward through the image. If no section with a matching unique identifier is found, the boot fails with an error.

If the function returns ROM_BOOT_IMAGE_ID, then the bootloader prepares itself to start reading an entirely new boot image file and signals this to the current boot driver by calling its initialization function again. The value returned through resultId is the ID of a boot image; the meaning of the image ID is specific to each boot driver and not all boot drivers support switching to new image files. The behavior is undefined when switching boot images with a driver that does not support this functionality.

Only when the return value is ROM_BOOT_SECTION_ID or ROM_BOOT_IMAGE_ID is the value pointed to by the resultId examined when the bootloader resumes execution. Because of this and how the ARM® ABI works, the functions that do not expect to return ROM_BOOT_SECTION_ID or ROM_BOOT_IMAGE_ID can shorten their prototype to the following:

```
int call_function_short( uint32_t arg );
```

ROM_ERASE_CMD

The erase command applies only to devices with an internal flash memory array (i.e., Kinetis devices). It executes a flash erase command for either the entire flash array or the range of memory specified in the command fields.

Table 20. Erase command fields

Field	Description
`m_checksum`	Simple checksum of the other fields of `boot_command_t`.
`m_tag`	0x07 or `ROM_ERASE_CMD`
`m_flags`	See the following table.
`m_address`	Start address of flash to erase.
`m_count`	Number of bytes of flash to erase. The end address is `m_address + m_count - 1`.
`m_data`	0

Table 21. Erase command flag bits

Bit	Flag	Description
0	`ROM_ERASE_ALL_MASK`	If set, erase all flash instead of only the specified range. If cleared, the `m_address` and `m_count` fields are used to determine the range of flash to erase.
1	`ROM_ERASE_ALL_UNSECURE_MASK`	If set, erase all flash and set the flash security state to disabled (erase-all-unsecure).
11:8	0x00 `kLdrMemoryCtrl_InternalFlash` 0x01 `kLdrMemoryCtrl_QSPI0`	Memory controller ID. Value 0x0 (default) indicates internal flash. Value 0x01 indicates external QSPI0 on devices that support QSPI0. If set to 0x01, then bit 1 (`ROM_ERASE_ALL_UNSECURE_MASK`) is ignored.

Bit 0 of the `m_flags` field determines whether the entire flash array is erased, or if only a subset is erased. If bit 0 is set, the command erases the whole flash. In this case, the m_address and m_count fields are ignored.

If bit 0 of `m_flags` is cleared, then the range of flash memory to erase is specified by the `m_address` and `m_count` command fields. Because the flash memory can only be erased on a whole-sector basis, all flash sectors that are intersected by the address range are erased. This applies even if the address range does not begin or end on an aligned sector boundary.

If bit 1 of the `m_flags` field is set, the flash security state is set to disabled after the flash is erased. See the specific chip reference manual for details on the flash erase-all-unsecure command.

Bits 11:8 indicate the memory controller ID of the flash device to erase. Value 0x0 (default) indicates the internal flash. Value 0x01 indicates the external QSPI0 on devices that support QSPI0.

ROM_RESET_CMD

The target is reset.

Table 22. Reset command fields

Field	Description
m_checksum	Simple checksum, which comes to 0x5a when all other fields are zeros.
m_tag	0x08 or ROM_RESET_CMD
m_flags	0
m_address	0
m_count	0
m_data	0

ROM_MEM_ENABLE_CMD

Enable (configure) the external memory. The m_flags field bits 11:8 indicate the memory controller ID. The m_address field contains the address in the RAM where the config block was previously written, and the m_count field contains the size of the config block. The format of the configuration block depends on the memory space.

Note that this command does not actually write the config block to the external media, but simply uses the config block to configure the interface.

Table 23. Memory enable command fields

Field	Description
m_checksum	Simple checksum, which comes to 0x5a when all other fields are zeros.
m_tag	0x09 or ROM_MEM_ENABLE_CMD
m_flags	See the Memory controller ID table.
m_address	Address of the existing config block in the RAM.
m_count	Size of the config block.
m_data	0

Table 24. Memory enable command flag bits

Bits	Value	Description
11:8	0x01 kLdrMemoryCtrl_QSPI0	Memory controller ID. Value 0x01 indicates external QSPI0 on devices that support QSPI0. No other values are supported.

ROM_PROG_CMD

Write to the program-once persistent bits. Bits 11:8 of the m_flags field contain the memory space ID (only kLdrMemorySpace_IFR0 is supported). Bit 1 of the m_flags field indicates a 8-byte write (if set) or 4-byte write (if clear). The m_address field contains the IFR index. The m_count field contains the first four bytes to be programmed. The m_data field (optionally) contains the next 4 bytes to be written (if bit 1 of the flags field is set).

Table 25. Program command fields

Field	Description
m_checksum	Simple checksum, which comes to 0x5a when all other fields are zeros.
m_tag	0x0a or ROM_PROG_CMD
m_flags	See the Program command flags bits table.
m_address	IFR index.
m_count	First four bytes to be programmed.
m_data	Second four bytes to be programmed (if 1 of m_flags is set.

Table 26. Program command flags bits

Bit(s)	Flag/Value	Description
1	ROM_PROG_8BYTE_MASK	If set, write eight bytes, otherwise write four bytes.
11:8	0x04 kLdrMemorySpace_IFR0	Memory space. Value 0x04 indicates internal IFR flash. No other values are supported.

6.6 File format versions

The versions are listed as Major.minor.

Table 27. File format versions

Version	Description
1.3	Support for Kinetis-specific features.

7 Appendix C: SB2 boot image file generation

SB2 container is extending the SB (secure binary) container described in Appendix B. SB2 is replacing old and potentially weak security algorithms with newer and more secured versions and adding optional possibility of digital signature of the content.

7.1 SB2.0

SB2.0 container can be generated in two forms: encrypted or encrypted and signed.

Example of use (Encrypted SB2.0):

elftosb -f lpc55xx -k "sbkek.txt" -c "commandFile.bd" -o "output.sb2" "input.bin"

where

-f = family [kinetisk3, k32w0x, lpc55xx, rt6xx]

-k = path to KEK file (SBKEK), used for keyblob encryption, expected AES-256 bit key in hexstring format. For additional information about format, check elftosb key file format

-c = path to command file to be processed. For additional information about command file, check Command file. See following basic command file used in this example:

```
options
    {
        flags = 0x4; // 0x8 encrypted + signed, 0x4 encrypted
        buildNumber = 0x1;
        productVersion = "1.00.00";
        componentVersion = "1.00.00";
        secureBinaryVersion = "2.0";
    }
sources
    {
        inputFile = extern(0);
    }
section (0)
    {
        load inputFile > 0x0;
    }
```

-o = path to output file

files... = path to files (usually image files), which will be replacing placeholders defined in command file, paths can be hardcoded in command file and then not inserted as input

Example of use (Encrypted + Signed SB2.0):

elftosb.exe -f lpc55xx -k "sbkek.txt" -c "commandFile.bd" -o "output.sb2" -s "selfsign_privatekey_rsa2048.pem" -S "selfsign_v3.der.crt" -R "selfsign_v3.der.crt" -h "RKTH.bin" "test_output.bin"

where

-f = family [kinetisk3, k32w0x, lpc55xx, rt6xx]

-k = path to KEK file (SBKEK), used for keyblob encryption, expected AES-256 bit key in hexstring format, more about format in Chapter 4

c = path to command file to be processed, more about command file in Chapter 3. See following basic command file used in this example:

```
options {
            flags = 0x8; // 0x8 encrypted + signed, 0x4 encrypted
            buildNumber = 0x1;
            productVersion = "1.00.00";
            componentVersion = "1.00.00";
            secureBinaryVersion = "2.0";
        }
sources {
            inputFile = extern(0);
        }
section (0) {
            load inputFile > 0x0;
        }
```

-o = path to output file

-s = path to private key of certificate used for signing

-S = path(s) to certificates in certificate chain, each certificate in chain must be specified with new -S switch in order of how was chain created (root certificate first)

-R = path(s) to root certificate(s), 1-4 root certificates can be specified, each root certificate must be specified with new -R switch, one of the root certificates must be first certificate specified by -S switch

-h = path and name of output binary file generated by elftosb, which contain hash of hashes of all root certificates (RKTH), which must be uploaded to the device register

files... = path to files (usually image files) will replace placeholders defined in command file, paths can be hardcoded in command file and then not inserted as input

7.2 SB2.1

SB2.1 container can be generated only in one form as encrypted + signed. The difference between encrypted + signed SB2.0 and SB2.1 is in position of digital signature (SB2.0 – on the end of the container, SB2.1 – after the container header, where signed header contains hmac table of next section). This gives possibility to verify the digital signature on the beginning of the SB2.1 container processing and increasing the security against SB2.0.

Example of use (Encrypted + Signed SB2.1):

```
elftosb.exe -f lpc55xx -k "sbkek.txt" -c "commandFile.bd" -o "output.sb2" -s
"selfsign_privatekey_rsa2048.pem" -S "selfsign_v3.der.crt" -R "selfsign_v3.der.crt" -h "RKTH.bin"
"test_output.bin"
```

where

-f = family [lpc55xx, lpc55s1x, rt5xx, rt6xx]

-k = path to KEK file (SBKEK), used for keyblob encryption, expected AES-256 bit key in hexstring format. For additional information about format, check elftosb key file format

-c = path to command file to be processed. For additional information about command file, check Command file. See following basic command file used in this example:

```
options
{
       flags = 0x8; // 0x8 always for SB2.1
       buildNumber = 0x1;
       productVersion = "1.00.00";
       componentVersion = "1.00.00";
       secureBinaryVersion = "2.1";
}
sources
{
       inputFile = extern(0);
}
section (0)
{
       load inputFile > 0x0;
}
```

-o = path to output file

-s = path to private key of certificate used for signing

-S = path(s) to certificates in certificate chain, each certificate in chain must be specified with new -S switch in order of how was chain created (root certificate first)

-R = path(s) to root certificate(s), 1-4 root certificates can be specified, each root certificate must be specified with new -R switch, one of the root certificates must be first certificate specified by -S switch

-h = path and name of output binary file generated by elftosb, which contain hash of hashes of all root certificates (RKTH), which must be uploaded to the device register

files... = path to files (usually image files) will be replacing placeholders defined in command file. Paths can be hardcoded in command file and then not inserted as input

8 Appendix D: Master boot image file generation

8.1 Overview

Elftosb is generating master boot images for k32w0x, lpc55xx, lpc54x0xx, and rt6xx device families. For image specification is used json image configuration file, based on which is elftosb creating output binary image file. Produced binary image can be used directly or can be used for further processing (e.g. used as input to SB2 image container).

Example of use:

elftosb –f lpc55xx –J pathToJsonFile

where

-f = family [k32w0x, lpc55xx, lpc54x0xx, lpc55s1x, rt5xx, rt6xx]

-J = json file to be processed

8.2 json image configuration file for k32w0x

Structure of json image configuration file:

```
{
    "family": "k32w0x",
    "inputImageFile": "C:/mkimage/images/image.bin",
    "rootCertificate0File": "C:/mkimage/keys_and_certs/rootCert0_CA_selfSign.crt",
    "chainCertificate0File0": "C:/mkimage/keys_and_certs/Cert0_CA.crt",
    "chainCertificate0File1": "C:/mkimage/keys_and_certs/Cert1_noCA.crt",
    "rootCertificate1File": "C:/mkimage/keys_and_certs/rootCert1_noCA_ selfSign.crt",
    "rootCertificate2File": "",
    "rootCertificate3File": "",
    "mainCertChainId": 1,
    "mainCertPrivateKeyFile": "C:/mkimage/keys_and_certs/rootCert1PrivateKey.pem",
    "masterBootOutputFile": "C:/mkimage/signed_images/master_boot_image.bin"
}
```

Description of fields in image configuration json file:

family : ["k32w0x"]

inputImageFile : path to bin file with application (image) to be processed

rootCertificate0File : path to root certificate 0, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

chainCertificate1File0 : path to 1st certificate in chain, expected X.509 v3 certificate in DER encoding

chainCertificate1File1 : path to 2nd certificate in chain (use **"chainCertificate1FileN"** where N is last certificate number in chain), expected X.509 v3 certificate in DER encoding, all certificates in chain must be CA, except the last one, which can’t be CA

rootCertificate1File : path to root certificate 1, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

rootCertificate2File : path to root certificate 2, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

rootCertificate3File : path to root certificate 3, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

mainCertChainId [0,1,2,3] – which root certificate or certificate chain should be used for signing of the image

mainCertPrivateKeyFile : private key for certificate used for signing (not CA self-sign root certificate or last certificate in chain)

masterBootOutputFile : file path and file name to output authenticated image

8.3 json image configuration file for lpc54x0xx

Structure of json image configuration file:

```
{
"family": " lpc54x0xx",
"inputImageFile": "C:/mkimage/images/image.bin", "imageLinkAddress": "0x20000000",
"imageLinkAdressFromImage": false, "outputImageType": "ram", "outputImageAuthenticationType":
"Signed", "outputImageEncryptionKeyFile": "",
"preformattedSignature": false,
"useKeyStore": false,
"keyStoreFile": "",
"mainCertChainId": 1,
"rootOfTrustKeyFile": "unencrypted_rotk_key.pem",
"rootOfTrustKeyFilePassword": "",
"privateImageKey": "unencrypted_image_key.pem",
"privateImageKeyPassword": "",
"masterBootOutputFile": "C:/mkimage/signed_images/master_boot_image.bin"
}
```

Description of fields in image configuration json file:

family : ["lpc54x0xx"]

inputImageFile : path to bin file with application (image) to be processed

imageLinkAddress : ["0x00000000","0x20000000"] start address of input image in SRAM

imageLinkAdressFromImage : [false, true] start address will be loaded/kept from image source (this will be used in preference to the value in imageLinkAddress) when true

outputImageExecutionTarget : ["External flash (XIP)", "RAM"]

outputImageAuthenticationType : ["CRC", "Signed", "Encrypted", "Encrypted + Signed", "Signed + Encrypted"].

"CRC" can only be specific for *outputImageExecutionTarget* of "External flash (XIP)".

"Signed", "Encrypted", "Encrypted+Signed","Signed+Encrypted" can only be specified for *outputImageExecutionTarget* of "RAM".

"Signed+Encrypted" output images are first encrypted and then signed. Already signed or encrypted input images will be rejected.

"Encrypted+Signed" output images are first signed and then encrypted. Already signed or encrypted input images will be rejected.

"Encrypted" output images are encrypted. Already encrypted input images will be rejected.

"Signed" output images are signed. Already signed input images will be rejected.

outputImageEncryptionKeyFile : path to encryption key used for "Signed" (HMAC of image header) and "Encrypted + Signed" (HMAC of image header + whole image encryption) image types, should be same as SBKEK if SB2 container will be later use with generated master boot image. Can be generated by elftosb with –K switch, more about format chapter 4. Expected 128/256 bits AES key in hexstring format.

useKeyStore : [false, true] if image will contain key store data or not

keyStoreFile : if key store used (**useKeyStore** = true), this file will be included to image.

imageKeyCertificate: path to image certificate which will be embedded into signed images. This is required when *outputImageAuthenticationType* is one of the following ["Signed", "Encrypted+Signed","Signed+Encrypted"]

rootOfTrustKeyFile: Optional private key which can used to perform additional checks on *imageKeyCertificate*.

privateImageKey: Private key used for signing image. This is required when *outputImageAuthenticationType* is one of the following ["Signed", "Encrypted+Signed","Signed+Encrypted"].

rootOfTrustKeyFilePassword: Password (if needed) for *rootOfTrustKeyFile*. This is needed if *rootOfTrustKeyFile* is encrypted by password.

privateImageKeyPassword: Password (if needed) for *privateImageKey*. This is needed if *privateImageKey* is encrypted by password.

masterBootOutputFile : file path and file name to output authenticated image. Always required.

8.3.1 Image types for lpc54x0xx

This information is available in detail in LPC540x00 User's Guide. This is available on nxp.com.

8.4 json image configuration file for lpc55xx, lpc55s1x, rt5xx and rt6xx

Structure of json image configuration file:

```
{
    "family": "lpc55xx",
    "inputImageFile": "C:/mkimage/images/image.bin",
    "imageLinkAddress": "0x0",
    "outputImageType": "Internal flash (XIP)",
    "outputImageAuthenticationType": "Signed",
    "outputImageEncryptionKeyFile": "",
    "enableTrustZone": false,
    "trustZonePresetFile": "C:/mkimage/tzm/tmz_preset.bin",
       "deviceKeySource": "",
    "useKeyStore": false,
    "keyStoreFile": "",
       "enableHwUserModeKeys": false,
       "imageBuildNumber": "0x0",
    "rootCertificate0File": "C:/mkimage/keys_and_certs/rootCert0_CA_selfSign.crt",
    "chainCertificate0File0": "C:/mkimage/keys_and_certs/Cert0_CA.crt",
    "chainCertificate0File1": "C:/mkimage/keys_and_certs/Cert1_noCA.crt",
    "rootCertificate1File": "C:/mkimage/keys_and_certs/rootCert1_noCA_ selfSign.crt",
    "rootCertificate2File": "",
    "rootCertificate3File": "",
    "mainCertChainId": 1,
    "mainCertPrivateKeyFile": "C:/mkimage/keys_and_certs/rootCert1PrivateKey.pem",
    "masterBootOutputFile": "C:/mkimage/signed_images/master_boot_image.bin"
}
```

Description of fields in image configuration json file:

family : ["lpc55xx", "rt6xx"]

inputImageFile : path to bin file with application (image) to be processed

imageLinkAddress : start address of input image

imageLinkAdressFromImage : [false, true] start address will be loaded/kept from image source

outputImageExecutionTarget : ["Internal flash (XIP)", "External flash (XIP)", "RAM"] based on targeting family

outputImageAuthenticationType : ["CRC", "Signed", "Encrypted + Signed"] based on targeting family

outputImageEncryptionKeyFile : path to encryption key (USERKEY) used for "Signed" (HMAC key derivation) and "Encrypted + Signed" (HMAC key derivation + image encryption) image types. Key can be generated by elftosb with –K switch. Expected 256 bits AES key in hexstring format (more about key format in Chapter 4).

enableTrustZone : [false, true] setting image type to be TrustZone-M enabled or disabled

trustZonePresetFile : If TrustZone-M enabled (**enableTrustZone** = true), this TrustZone-M preset file will be included in image, or keep "" value to not use preset configuration in image. The file type can be *.bin (content of file will be inserted into the image directly), or *.json, where json file contains TrustZone-M preset configuration as described in Appendix E, which will be processed and binary data created during image generation process included in image.

deviceKeySource : ["otp, "keyStore"] option valid only for rt5xx and rt6xx. It specifyies if PUF key store is used as key source or keys are derived from OTP key

useKeyStore : [false, true] if image will contain key store data or not

keyStoreFile : if key store used (**useKeyStore** = true), this file will be included to image, if not file specified only free space area with 0's reserved in image structure for further replacing with real data

enableHwUserModeKeys : [false, true] flag for controlling secure hardware key bus. If true, then is possible to access keys on hardware secure bus from non-secure application, else non-secure application will read zeros

imageBuildNumber : version number of image. The value is compared with monotonous counter value in device, if lower, image will not boot

rootCertificate0File : path to root certificate 0, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

chainCertificate1File0 : path to 1st certificate in chain, expected X.509 v3 certificate in DER encoding

chainCertificate1File1 : path to 2nd certificate in chain (use **"chainCertificate1FileN"** where N is last certificate number in chain), expected X.509 v3 certificate in DER encoding, all certificates in chain must be CA, except the last one, which can't be CA

rootCertificate1File : path to root certificate 1, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

rootCertificate2File : path to root certificate 2, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

rootCertificate3File : path to root certificate 3, can be not CA self-sign certificate or CA self-sign certificate followed by other certificates in chain, expected X.509 v3 certificate in DER encoding

mainCertChainId [0,1,2,3] – which root certificate or certificate chain should be used for signing of the image

mainCertPrivateKeyFile : private key for certificate used for signing (not CA self-sign root certificate or last certificate in chain)

masterBootOutputFile : file path and file name to output authenticated image

8.4.1 Image types for lpc55xx and rt6xx

Basically exists two main image types: Load to Ram images, which will be uploaded to RAM (usually from remote location), or XIP (execute in place) images, which will be executed directly in internal or external flash memory based on device configuration.

Load to RAM images can be "Unsigned plain with CRC", "Signed plain" and "Encrypted + Signed". Load to RAM images with digital signature can contain optionally key store section, which contains keys required for secure boot, used by devices without non-volatile memory for storing keys.

XIP images can be "Unsigned plain with CRC" and "Signed plain".

All image types can optionally contain TrustZone-M preset data. More about TrustZone-M preset data generation in Appendix E.

Structure of each image type will be simply described in following section.

8.4.1.1 Load to RAM images

Unsigned plain image with CRC checksum:



Figure 6. Unsigned plain image with CRC checksum

Signed plain image::



Figure 7. Signed plain image

Encrypted signed image:



Figure 8. Encrypted signed image:

8.4.1.2 XIP (execute in place) images

Unsigned plain image with CRC checksum:



Figure 9. Unsigned plain image with CRC checksum

Signed plain image::



Figure 10. Signed plain image

9 Appendix E: TrustZone-M preset file generation

9.1 Overview

The generation of TrustZone-M preset configuration file is supported for lpc55xx and rt6xx device families. The binary output configuration file is created according provided input json TrustZone-M configuration file containing configuration specification and values for registers.

Example of call to elftosb:

elftosb –f lpc55xx –T pathToJsonFile

where

-f = family [lpc55xx, lpc55s1x, rt5xx, rt6xx]

-T = json file to be processed

9.2 Json TrustZone-M preset configuration file

Structure of TrustZone-M preset json configuration file:

```
{
    "family": "rt6xx",
    "revision": "a0",
    "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
    "trustZonePreset": {
            "Secure vector table address (vtor_addr)": "0xabcdef ",
            "Interrupt target non-secure register 0 (nvic_itns0)": "0x55",
            "Interrupt target non-secure register 1 (nvic_itns1)": "0x68254",
            .
            .
            .
            "Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)": "0x0",
            "SAU Region 5 Base Address Register (sau_rbar5)": "0x36",
            "SAU Region 5 Limit Address Register (sau_rlar5)": "0x2",
                        }
}
```

Description of fields in TrustZone-M preset json configuration file:

"family" ["lpc55xx", "lpc55s1x", "rt5xx", "rt6xx"]

"revision" string value specifying revision number of the targeting device. If option is missing, output is generated based on latest known TZ-M preset configuration

"tzpOutputFile" path and name of output file

"trustZonePreset" json object containing list of registers, which should be changed from default value for TrustZone-M preset configuration, not listed registers will get default (reset) values. The order of registers in configuration file is not important. If the same register will be present more times, the last value will be used.

"Secure vector table address (vtor_addr)" hexadecimal value of register, valid values from 0x0 to 0xffffffff

9.3 TrustZone-M preset registers

9.3.1 TrustZone-M preset registers of lpc55xx A0

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for lpc55xx A0:

```
{
 "family": "lpc55xx"
 "revision": "a0",
 "tzpOutputFile":"C:/Work/TrustZone/tzFile.bin",
 "trustZonePreset": {
                      "CM33 Secure vector table address (cm33_vtor_addr)": "0x0u",
                      "CM33 Non-secure vector table address (cm33_vtor_ns_addr)": "0x0u",
                      "CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0)": "0x0u",
                      "CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1)": "0x0u",
                      "MCM33 Secure vector table address (mcm33_vtor_addr)": "0x0u",
                      "MPU Control Register.(cm33_mpu_ctrl)": "0x0u",
                      "MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0)": "0x0u",
                      "MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1)": "0x0u",
                      "MPU Region 0 Base Address Register (cm33_mpu_rbar0)": "0x0u",
                      "MPU Region 0 Limit Address Register (cm33_mpu_rlar0)": "0x0u",
                      "MPU Region 1 Base Address Register (cm33_mpu_rbar1)": "0x0u",
                      "MPU Region 1 Limit Address Register (cm33_mpu_rlar1)": "0x0u",
                      "MPU Region 2 Base Address Register (cm33_mpu_rbar2)": "0x0u",
                      "MPU Region 2 Limit Address Register (cm33_mpu_rlar2)": "0x0u",
                      "MPU Region 3 Base Address Register (cm33_mpu_rbar3)": "0x0u",
                      "MPU Region 3 Limit Address Register (cm33_mpu_rlar3)": "0x0u",
                     "MPU Region 4 Base Address Register (cm33_mpu_rbar4)": "0x0u",
                      "MPU Region 4 Limit Address Register (cm33_mpu_rlar4)": "0x0u",
                      "MPU Region 5 Base Address Register (cm33_mpu_rbar5)": "0x0u",
                      "MPU Region 5 Limit Address Register (cm33_mpu_rlar5)": "0x0u",
                      "MPU Region 6 Base Address Register (cm33_mpu_rbar6)": "0x0u",
                      "MPU Region 6 Limit Address Register (cm33_mpu_rlar6)": "0x0u",
                      "MPU Region 7 Base Address Register (cm33_mpu_rbar7)": "0x0u",
                      "MPU Region 7 Limit Address Register (cm33_mpu_rlar7)": "0x0u",
                      "Non-secure MPU Control Register.(cm33_mpu_ctrl_ns)": "0x0u",
                      "Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns)":
"0x0u",
                      "Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns)":
"0x0u",
                      "Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns)": "0x0u",
                      "Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns)": "0x0u",
                      "Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns)": "0x0u",
                      "Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns)": "0x0u",
                      "Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns)": "0x0u",
                      "Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns)": "0x0u",
                      "Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns)": "0x0u",
                      "Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns)": "0x0u",
                      "Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns)": "0x0u",
                      "Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns)": "0x0u",
                      "Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns)": "0x0u",
                      "Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns)": "0x0u",
                      "Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns)": "0x0u",
                      "Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns)" :"0x0u",
                      "Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns)": "0x0u",
                      "Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns)": "0x0u",
                      "SAU Control Register.(cm33_sau_ctrl)": "0x0u",
                      "SAU Region 0 Base Address Register (cm33_sau_rbar0)": "0x0u",
                      "SAU Region 0 Limit Address Register (cm33_sau_rlar0)": "0x0u",
                      "SAU Region 1 Base Address Register (cm33_sau_rbar1)": "0x0u",
                      "SAU Region 1 Limit Address Register (cm33_sau_rlar1)": "0x0u",
                      "SAU Region 2 Base Address Register (cm33_sau_rbar2)": "0x0u",
```

```
                        "SAU Region 2 Limit Address Register (cm33_sau_rlar2)": "0x0u",
                        "SAU Region 3 Base Address Register (cm33_sau_rbar3)": "0x0u",
                        "SAU Region 3 Limit Address Register (cm33_sau_rlar3)": "0x0u",
                        "SAU Region 4 Base Address Register (cm33_sau_rbar4)": "0x0u",
                        "SAU Region 4 Limit Address Register (cm33_sau_rlar4)": "0x0u",
                        "SAU Region 5 Base Address Register (cm33_sau_rbar5)": "0x0u",
                        "SAU Region 5 Limit Address Register (cm33_sau_rlar5)": "0x0u",
                        "SAU Region 6 Base Address Register (cm33_sau_rbar6)": "0x0u",
                        "SAU Region 6 Limit Address Register (cm33_sau_rlar6)": "0x0u",
                        "SAU Region 7 Base Address Register (cm33_sau_rbar7)": "0x0u",
                        "SAU Region 7 Limit Address Register (cm33_sau_rlar7)": "0x0u",
                        "FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule)": "0x0u",
                        "FLASH Memory Rule Register 0 (flash_mem_rule0)": "0x0u",
                        "FLASH Memory Rule Register 1 (flash_mem_rule1)": "0x0u",
                        "FLASH Memory Rule Register 2 (flash_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 0 (rom_mem_rule0)": "0x0u",
                        "ROM Memory Rule Register 1 (rom_mem_rule1)": "0x0u",
                        "ROM Memory Rule Register 2 (rom_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 3 (rom_mem_rule3)": "0x0u",
                        "RAMX Slave Rule Register (ramx_slave_rule)": "0x0u",
                        "RAMX Memory Rule Register 0 (ramx_mem_rule0)": "0x0u",
                        "RAM0 Slave Rule Register (ram0_slave_rule)": "0x0u",
                        "RAM0 Memory Rule Register 0 (ram0_mem_rule0)": "0x0u",
                        "RAM0 Memory Rule Register 1 (ram0_mem_rule1)": "0x0u",
                        "RAM1 Slave Rule Register (ram1_slave_rule)": "0x0u",
                        "RAM1 Memory Rule Register 0 (ram1_mem_rule0)": "0x0u",
                        "RAM1 Memory Rule Register 1 (ram1_mem_rule1)": "0x0u",
                        "RAM2 Slave Rule Register (ram2_slave_rule)": "0x0u",
                        "RAM2 Memory Rule Register 0 (ram2_mem_rule0)": "0x0u",
                        "RAM2 Memory Rule Register 1 (ram2_mem_rule1)": "0x0u",
                        "RAM3 Slave Rule Register (ram3_slave_rule)": "0x0u",
                        "RAM3 Memory Rule Register 0 (ram3_mem_rule0)": "0x0u",
                        "RAM3 Memory Rule Register 1 (ram3_mem_rule1)": "0x0u",
                        "RAM4 Slave Rule Register (ram4_slave_rule)": "0x0u",
                        "RAM4 Memory Rule Register 0 (ram4_mem_rule0)": "0x0u",
                        "APB Bridge Group Slave Rule Register (apb_grp_slave_rule)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x0u",
                        "AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0)": "0x0u",
                        "AHB Peripherals 0 Slave Rule Register 1 (ahb_periph0_slave_rule1)": "0x0u",
                        "AHB Peripherals 1 Slave Rule Register 0 (ahb_periph1_slave_rule0)": "0x0u",
                        "AHB Peripherals 1 Slave Rule Register 1 (ahb_periph1_slave_rule1)": "0x0u",
                        "AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0)": "0x0u",
                        "AHB Peripherals 2 Slave Rule Register 1 (ahb_periph2_slave_rule1)": "0x0u",
                        "AHB Peripherals 2 Memory Rule Register 0 (ahb_periph2_mem_rule0)": "0x0u",
                        "HS USB Slave Rule Register 0 (usb_hs_slave_rule0)": "0x0u",
                        "HS USB Memory Rule Register 0 (usb_hs__mem_rule0)": "0x0u",
                        "Secure GPIO Register 0 (sec_gp_reg0)": "0xffffffffu",
                        "Secure GPIO Register 1 (sec_gp_reg1)": "0xffffffffu",
                        "Secure GPIO Register 2 (sec_gp_reg2)": "0xffffffffu",
                        "Secure GPIO Register 3 (sec_gp_reg3)": "0xffffffffu",
                        "Secure Interrupt Mask for CPU1 Register 0 (sec_int_reg0)": "0xffffffffu",
                        "Secure Interrupt Mask for CPU1 Register 1 (sec_int_reg1)": "0xffffffffu",
                        "Secure GPIO Lock Register (sec_gp_reg_lock)": "0x00000aaau",
```

```
                        "Master Secure Level Register (master_sec_reg)": "0x80000000u",
                        "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)":
"0xbfffffffu",
                        "CM33 Lock Control Register (cm33_lock_reg)": "0x800002aau",
                        "MCM33 Lock Control Register (mcm33_lock_reg)": "0x8000000au",
                        "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x0000aaaau",
                        "Secure Control Register (misc_ctrl_reg)": "0x0000aaaau"
                    }
}
```

9.3.2 TrustZone-M preset registers of lpc55xx A1

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for lpc55xx A1:

```
{
  "family": "lpc55xx"
 "revision": "a1",
 "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
 "trustZonePreset": {
                        "CM33 Secure vector table address (cm33_vtor_addr)": "0x0u",
                        "CM33 Non-secure vector table address (cm33_vtor_ns_addr)": "0x0u",
                        "CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0)": "0x0u",
                        "CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1)": "0x0u",
                        "MCM33 Secure vector table address (mcm33_vtor_addr)": "0x0u",
                        "MPU Control Register.(cm33_mpu_ctrl)": "0x0u",
                        "MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0)": "0x0u",
                        "MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1)": "0x0u",
                        "MPU Region 0 Base Address Register (cm33_mpu_rbar0)": "0x0u",
                        "MPU Region 0 Limit Address Register (cm33_mpu_rlar0)": "0x0u",
                        "MPU Region 1 Base Address Register (cm33_mpu_rbar1)": "0x0u",
                        "MPU Region 1 Limit Address Register (cm33_mpu_rlar1)": "0x0u",
                        "MPU Region 2 Base Address Register (cm33_mpu_rbar2)": "0x0u",
                        "MPU Region 2 Limit Address Register (cm33_mpu_rlar2)": "0x0u",
                        "MPU Region 3 Base Address Register (cm33_mpu_rbar3)": "0x0u",
                        "MPU Region 3 Limit Address Register (cm33_mpu_rlar3)": "0x0u",
                        "MPU Region 4 Base Address Register (cm33_mpu_rbar4)": "0x0u",
                        "MPU Region 4 Limit Address Register (cm33_mpu_rlar4)": "0x0u",
                        "MPU Region 5 Base Address Register (cm33_mpu_rbar5)": "0x0u",
                        "MPU Region 5 Limit Address Register (cm33_mpu_rlar5)": "0x0u",
                        "MPU Region 6 Base Address Register (cm33_mpu_rbar6)": "0x0u",
                        "MPU Region 6 Limit Address Register (cm33_mpu_rlar6)": "0x0u",
                        "MPU Region 7 Base Address Register (cm33_mpu_rbar7)": "0x0u",
                        "MPU Region 7 Limit Address Register (cm33_mpu_rlar7)": "0x0u",
                        "Non-secure MPU Control Register.(cm33_mpu_ctrl_ns)": "0x0u",
                        "Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns)":
"0x0u",
                        "Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns)":
"0x0u",
                        "Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns)": "0x0u",
                        "Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns)": "0x0u",
                        "Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns)": "0x0u",
                        "Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns)": "0x0u",
                        "Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns)": "0x0u",
                        "Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns)": "0x0u",
                        "Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns)": "0x0u",
                        "Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns)": "0x0u",
                        "Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns)": "0x0u",
                        "Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns)": "0x0u",
                        "Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns)": "0x0u",
```

```
                        "Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns)": "0x0u",
                        "Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns)": "0x0u",
                        "Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns)": "0x0u",
                        "Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns)": "0x0u",
                        "Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns)": "0x0u",
                        "SAU Control Register.(cm33_sau_ctrl)": "0x0u",
                        "SAU Region 0 Base Address Register (cm33_sau_rbar0)": "0x0u",
                        "SAU Region 0 Limit Address Register (cm33_sau_rlar0)": "0x0u",
                        "SAU Region 1 Base Address Register (cm33_sau_rbar1)": "0x0u",
                        "SAU Region 1 Limit Address Register (cm33_sau_rlar1)": "0x0u",
                        "SAU Region 2 Base Address Register (cm33_sau_rbar2)": "0x0u",
                        "SAU Region 2 Limit Address Register (cm33_sau_rlar2)": "0x0u",
                        "SAU Region 3 Base Address Register (cm33_sau_rbar3)": "0x0u",
                        "SAU Region 3 Limit Address Register (cm33_sau_rlar3)": "0x0u",
                        "SAU Region 4 Base Address Register (cm33_sau_rbar4)": "0x0u",
                        "SAU Region 4 Limit Address Register (cm33_sau_rlar4)": "0x0u",
                        "SAU Region 5 Base Address Register (cm33_sau_rbar5)": "0x0u",
                        "SAU Region 5 Limit Address Register (cm33_sau_rlar5)": "0x0u",
                        "SAU Region 6 Base Address Register (cm33_sau_rbar6)": "0x0u",
                        "SAU Region 6 Limit Address Register (cm33_sau_rlar6)": "0x0u",
                        "SAU Region 7 Base Address Register (cm33_sau_rbar7)": "0x0u",
                        "SAU Region 7 Limit Address Register (cm33_sau_rlar7)": "0x0u",
                        "FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule)": "0x0u",
                        "FLASH Memory Rule Register 0 (flash_mem_rule0)": "0x0u",
                        "FLASH Memory Rule Register 1 (flash_mem_rule1)": "0x0u",
                        "FLASH Memory Rule Register 2 (flash_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 0 (rom_mem_rule0)": "0x0u",
                        "ROM Memory Rule Register 1 (rom_mem_rule1)": "0x0u",
                        "ROM Memory Rule Register 2 (rom_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 3 (rom_mem_rule3)": "0x0u",
                        "RAMX Slave Rule Register (ramx_slave_rule)": "0x0u",
                        "RAMX Memory Rule Register 0 (ramx_mem_rule0)": "0x0u",
                        "RAM0 Slave Rule Register (ram0_slave_rule)": "0x0u",
                        "RAM0 Memory Rule Register 0 (ram0_mem_rule0)": "0x0u",
                        "RAM0 Memory Rule Register 1 (ram0_mem_rule1)": "0x0u",
                        "RAM1 Slave Rule Register (ram1_slave_rule)": "0x0u",
                        "RAM1 Memory Rule Register 0 (ram1_mem_rule0)": "0x0u",
                        "RAM1 Memory Rule Register 1 (ram1_mem_rule1)": "0x0u",
                        "RAM2 Slave Rule Register (ram2_slave_rule)": "0x0u",
                        "RAM2 Memory Rule Register 0 (ram2_mem_rule0)": "0x0u",
                        "RAM2 Memory Rule Register 1 (ram2_mem_rule1)": "0x0
                        "RAM3 Slave Rule Register (ram3_slave_rule)": "0x0u",
                        "RAM3 Memory Rule Register 0 (ram3_mem_rule0)": "0x0u",
                        "RAM3 Memory Rule Register 1 (ram3_mem_rule1)": "0x0u",
                        "RAM4 Slave Rule Register (ram4_slave_rule)": "0x0u",
                        "RAM4 Memory Rule Register 0 (ram4_mem_rule0)": "0x0u",
                        "APB Bridge Group Slave Rule Register (apb_grp_slave_rule)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x0u",
                        "AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0)": "0x0u",
                        "AHB Peripherals 0 Slave Rule Register 1 (ahb_periph0_slave_rule1)": "0x0u",
                        "AHB Peripherals 1 Slave Rule Register 0 (ahb_periph1_slave_rule0)": "0x0u",
                        "AHB Peripherals 1 Slave Rule Register 1 (ahb_periph1_slave_rule1)": "0x0u",
                        "AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0)": "0x0u",
```

```
                      "AHB Peripherals 2 Slave Rule Register 1 (ahb_periph2_slave_rule1)": "0x0u",
                      "AHB Peripherals 2 Memory Rule Register 0 (ahb_periph2_mem_rule0)": "0x0u",
                      "HS USB Slave Rule Register 0 (usb_hs_slave_rule0)": "0x0u",
                      "HS USB Memory Rule Register 0 (usb_hs__mem_rule0)": "0x0u",
                      "Secure GPIO Register 0 (sec_gp_reg0)": "0xffffffffu",
                      "Secure GPIO Register 1 (sec_gp_reg1)": "0xffffffffu",
                      "Secure GPIO Register 2 (sec_gp_reg2)": "0xffffffffu",
                      "Secure GPIO Register 3 (sec_gp_reg3)": "0xffffffffu",
                      "Secure Interrupt Mask for CPU1 Register 0 (sec_int_reg0)": "0xffffffffu",
                      "Secure Interrupt Mask for CPU1 Register 1 (sec_int_reg1)": "0xffffffffu",
                      "Secure GPIO Lock Register (sec_gp_reg_lock)": "0x00000aaau",
                      "Master Secure Level Register (master_sec_reg)": "0x80000000u",
                    "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)": "0xbfffffffu",
                      "CM33 Lock Control Register (cm33_lock_reg)": "0x800002aau",
                      "MCM33 Lock Control Register (mcm33_lock_reg)": "0x8000000au",
                      "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x0000aaaau",
                      "Secure Control Register (misc_ctrl_reg)": "0x0000aaaau",
                      "Miscellaneous TZM settings (misc_tzm_settings)": "0x0u"
                    }
}
```

9.3.3 TrustZone-M preset registers of lpc55s1x

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for lpc55Ss3x A0:

```
{
 "family": "lpc55s1x"
 "revision": "a0",
 "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
 "trustZonePreset": {
                      "CM33 Secure vector table address (cm33_vtor_addr)": "0x0u",
                      "CM33 Non-secure vector table address (cm33_vtor_ns_addr)": "0x0u",
                      "CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0)": "0x0u",
                      "CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1)": "0x0u",
                      "MPU Control Register.(cm33_mpu_ctrl)": "0x0u",
                      "MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0)": "0x0u",
                      "MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1)": "0x0u",
                      "MPU Region 0 Base Address Register (cm33_mpu_rbar0)": "0x0u",
                      "MPU Region 0 Limit Address Register (cm33_mpu_rlar0)": "0x0u",
                      "MPU Region 1 Base Address Register (cm33_mpu_rbar1)": "0x0u",
                      "MPU Region 1 Limit Address Register (cm33_mpu_rlar1)": "0x0u",
                      "MPU Region 2 Base Address Register (cm33_mpu_rbar2)": "0x0u",
                      "MPU Region 2 Limit Address Register (cm33_mpu_rlar2)": "0x0u",
                      "MPU Region 3 Base Address Register (cm33_mpu_rbar3)": "0x0u",
                      "MPU Region 3 Limit Address Register (cm33_mpu_rlar3)": "0x0u",
                      "MPU Region 4 Base Address Register (cm33_mpu_rbar4)": "0x0u",
                      "MPU Region 4 Limit Address Register (cm33_mpu_rlar4)": "0x0u",
                      "MPU Region 5 Base Address Register (cm33_mpu_rbar5)": "0x0u",
                      "MPU Region 5 Limit Address Register (cm33_mpu_rlar5)": "0x0u",
                      "MPU Region 6 Base Address Register (cm33_mpu_rbar6)": "0x0u",
                      "MPU Region 6 Limit Address Register (cm33_mpu_rlar6)": "0x0u",
                      "MPU Region 7 Base Address Register (cm33_mpu_rbar7)": "0x0u",
                      "MPU Region 7 Limit Address Register (cm33_mpu_rlar7)": "0x0u",
                      "Non-secure MPU Control Register.(cm33_mpu_ctrl_ns)": "0x0u",
                      "Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns)":
"0x0u",
                      "Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns)":
"0x0u",
                      "Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns)": "0x0u",
```

```
                        "Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns)": "0x0u",
                        "Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns)": "0x0u",
                        "Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns)": "0x0u",
                        "Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns)": "0x0u",
                        "Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns)": "0x0u",
                        "Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns)": "0x0u",
                        "Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns)": "0x0u",
                        "Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns)": "0x0u",
                        "Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns)": "0x0u",
                        "Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns)": "0x0u",
                        "Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns)": "0x0u",
                        "Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns)": "0x0u",
                        "Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns)": "0x0u",
                        "Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns)": "0x0u",
                        "Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns)": "0x0u",
                        "SAU Control Register.(cm33_sau_ctrl)": "0x0u",
                        "SAU Region 0 Base Address Register (cm33_sau_rbar0)": "0x0u",
                        "SAU Region 0 Limit Address Register (cm33_sau_rlar0)": "0x0u",
                        "SAU Region 1 Base Address Register (cm33_sau_rbar1)": "0x0u",
                        "SAU Region 1 Limit Address Register (cm33_sau_rlar1)": "0x0u",
                        "SAU Region 2 Base Address Register (cm33_sau_rbar2)": "0x0u",
                        "SAU Region 2 Limit Address Register (cm33_sau_rlar2)": "0x0u",
                        "SAU Region 3 Base Address Register (cm33_sau_rbar3)": "0x0u",
                        "SAU Region 3 Limit Address Register (cm33_sau_rlar3)": "0x0u",
                        "SAU Region 4 Base Address Register (cm33_sau_rbar4)": "0x0u",
                        "SAU Region 4 Limit Address Register (cm33_sau_rlar4)": "0x0u",
                        "SAU Region 5 Base Address Register (cm33_sau_rbar5)": "0x0u",
                        "SAU Region 5 Limit Address Register (cm33_sau_rlar5)": "0x0u",
                        "SAU Region 6 Base Address Register (cm33_sau_rbar6)": "0x0u",
                        "SAU Region 6 Limit Address Register (cm33_sau_rlar6)": "0x0u",
                        "SAU Region 7 Base Address Register (cm33_sau_rbar7)": "0x0u",
                        "SAU Region 7 Limit Address Register (cm33_sau_rlar7)": "0x0u",
                        "FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule)": "0x0u",
                        "FLASH Memory Rule Register 0 (flash_mem_rule0)": "0x0u",
                        "FLASH Memory Rule Register 1 (flash_mem_rule1)": "0x0u",
                        "FLASH Memory Rule Register 2 (flash_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 0 (rom_mem_rule0)": "0x0u",
                        "ROM Memory Rule Register 1 (rom_mem_rule1)": "0x0u",
                        "ROM Memory Rule Register 2 (rom_mem_rule2)": "0x0u",
                        "ROM Memory Rule Register 3 (rom_mem_rule3)": "0x0u",
                        "RAMX Slave Rule Register (ramx_slave_rule)": "0x0u",
                        "RAMX Memory Rule Register 0 (ramx_mem_rule0)": "0x0u",
                        "RAM0 Slave Rule Register (ram0_slave_rule)": "0x0u",
                        "RAM0 Memory Rule Register 0 (ram0_mem_rule0)": "0x0u",
                        "RAM0 Memory Rule Register 1 (ram0_mem_rule1)": "0x0u",
                        "RAM1 Slave Rule Register (ram1_slave_rule)": "0x0u",
                        "RAM1 Memory Rule Register 0 (ram1_mem_rule0)": "0x0u",
                        "RAM1 Memory Rule Register 1 (ram1_mem_rule1)": "0x0u",
                        "RAM2 Slave Rule Register (ram2_slave_rule)": "0x0u",
                        "RAM2 Memory Rule Register 0 (ram2_mem_rule0)": "0x0u",
                        "HS USB Slave Rule Register 0 (usb_hs_slave_rule0)": "0x0u",
                        "HS USB Memory Rule Register 0 (usb_hs__mem_rule0)": "0x0u",
                        "APB Bridge Group Slave Rule Register (apb_grp_slave_rule)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x0u",
                        "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x0u",
                        "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x0u",
```

```
                      "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x0u",
                      "AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0)": "0x0u",
                      "AHB Peripherals 0 Slave Rule Register 1 (ahb_periph0_slave_rule1)": "0x0u",
                      "AHB Peripherals 1 Slave Rule Register 0 (ahb_periph1_slave_rule0)": "0x0u",
                      "AHB Peripherals 1 Slave Rule Register 1 (ahb_periph1_slave_rule1)": "0x0u",
                      "AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0)": "0x0u",
                      "AHB Peripherals 2 Slave Rule Register 1 (ahb_periph2_slave_rule1)": "0x0u",
                      "AHB Peripherals 2 Memory Rule Register 0 (ahb_periph2_mem_rule0)": "0x0u",
                      "Secure GPIO Register 0 (sec_gp_reg0)": "0xffffffffu",
                      "Secure GPIO Register 1 (sec_gp_reg1)": "0xffffffffu",
                      "Secure GPIO Register 2 (sec_gp_reg2)": "0xffffffffu",
                      "Secure GPIO Lock Register (sec_gp_reg_lock)": "0x00000aaau",
                      "Master Secure Level Register (master_sec_reg)": "0x80000000u",
                    "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)": "0xbfffffffu",
                      "CM33 Lock Control Register (cm33_lock_reg)": "0x800002aau",
                      "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x0000aaaau",
                      "Secure Control Register (misc_ctrl_reg)": "0x0000aaaau",
                      "Miscellaneous TZM settings (misc_tzm_settings)": "0x0u"
                    }
}
```

9.3.4 TrustZone-M preset registers of rt5xx

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for rt5xx A0:

```
{
 "family": "rt5xx",
 "revision": "a0",
 "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
 "trustZonePreset": {
                      "Secure vector table address (vtor_addr)": "0x00000000",
                      "Non-secure vector table address (vtor_ns_addr)": "0x00000000",
                      "Interrupt target non-secure register 0 (nvic_itns0)": "0x00000000",
                      "Interrupt target non-secure register 1 (nvic_itns1)": "0x00000000",
                      "MPU Control Register (mpu_ctrl)": "0x00000000",
                      "MPU Memory Attribute Indirection Register 0 (mpu_mair0)": "0x00000000",
                      "MPU Memory Attribute Indirection Register 1 (mpu_mair1)": "0x00000000",
                      "MPU Region 0 Base Address Register (mpu_rbar0)": "0x00000000",
                      "MPU Region 0 Limit Address Register (mpu_rlar0)": "0x00000000",
                      "MPU Region 1 Base Address Register (mpu_rbar1)": "0x00000000",
                      "MPU Region 1 Limit Address Register (mpu_rlar1)": "0x00000000",
                      "MPU Region 2 Base Address Register (mpu_rbar2)": "0x00000000",
                      "MPU Region 2 Limit Address Register (mpu_rlar2)": "0x00000000",
                      "MPU Region 3 Base Address Register (mpu_rbar3)": "0x00000000",
                      "MPU Region 3 Limit Address Register (mpu_rlar3)": "0x00000000",
                      "MPU Region 4 Base Address Register (mpu_rbar4)": "0x00000000",
                      "MPU Region 4 Limit Address Register (mpu_rlar4)": "0x00000000",
                      "MPU Region 5 Base Address Register (mpu_rbar5)": "0x00000000",
                      "MPU Region 5 Limit Address Register (mpu_rlar5)": "0x00000000",
                      "MPU Region 6 Base Address Register (mpu_rbar6)": "0x00000000",
                      "MPU Region 6 Limit Address Register (mpu_rlar6)": "0x00000000",
                      "MPU Region 7 Base Address Register (mpu_rbar7)": "0x00000000",
                      "MPU Region 7 Limit Address Register (mpu_rlar7)": "0x00000000",
                      "Non-secure MPU Control Register (mpu_ctrl_ns)": "0x00000000",
                      "Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns)":
"0x00000000",
                      "Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns)":
"0x00000000",
                      "Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns)": "0x00000000",
```

```
                        "Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)": "0x00000000",
                        "Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns)": "0x00000000",
                        "Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns)": "0x00000000",
                        "Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns)": "0x00000000",
                        "Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns)": "0x00000000",
                        "Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns)": "0x00000000",
                        "Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns)": "0x00000000",
                        "Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns)": "0x00000000",
                        "Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns)": "0x00000000",
                        "Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns)": "0x00000000",
                        "Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns)": "0x00000000",
                        "Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns)": "0x00000000",
                        "Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns)": "0x00000000",
                        "Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns)": "0x00000000",
                        "Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns)": "0x00000000",
                        "SAU Control Register (sau_ctrl)": "0x00000000",
                        "SAU Region 0 Base Address Register (sau_rbar0)": "0x00000000",
                        "SAU Region 0 Limit Address Register (sau_rlar0)": "0x00000000",
                        "SAU Region 1 Base Address Register (sau_rbar1)": "0x00000000",
                        "SAU Region 1 Limit Address Register (sau_rlar1)": "0x00000000",
                        "SAU Region 2 Base Address Register (sau_rbar2)": "0x00000000",
                        "SAU Region 2 Limit Address Register (sau_rlar2)": "0x00000000",
                        "SAU Region 3 Base Address Register (sau_rbar3)": "0x00000000",
                        "SAU Region 3 Limit Address Register (sau_rlar3)": "0x00000000",
                        "SAU Region 4 Base Address Register (sau_rbar4)": "0x00000000",
                        "SAU Region 4 Limit Address Register (sau_rlar4)": "0x00000000",
                        "SAU Region 5 Base Address Register (sau_rbar5)": "0x00000000",
                        "SAU Region 5 Limit Address Register (sau_rlar5)": "0x00000000",
                        "SAU Region 6 Base Address Register (sau_rbar6)": "0x00000000",
                        "SAU Region 6 Limit Address Register (sau_rlar6)": "0x00000000",
                        "SAU Region 7 Base Address Register (sau_rbar7)": "0x00000000",
                        "SAU Region 7 Limit Address Register (sau_rlar7)": "0x00000000",
                        "ROM Slave Rule Register 0 (bootrom0_slave_rule0)": "0x00000000",
                        "ROM Memory Rule Register 0 (bootrom0_mem_rule0)": "0x00000000",
                        "ROM Memory Rule Register 1 (bootrom0_mem_rule1)": "0x00000000",
                        "ROM Memory Rule Register 2 (bootrom0_mem_rule2)": "0x00000000",
                        "ROM Memory Rule Register 3 (bootrom0_mem_rule3)": "0x00000000",
                        "Quad/Octal SPI Slave Rule Register 0 (qospi_slave_rule0)": "0x00000000",
                        "Quad/Octal SPI 0 Memory Rule Register 0 (qospi0_mem_rule0)": "0x00000000",
                        "Quad/Octal SPI 0 Memory Rule Register 1 (qospi0_mem_rule1)": "0x00000000",
                        "Quad/Octal SPI 0 Memory Rule Register 2 (qospi0_mem_rule2)": "0x00000000",
                        "Quad/Octal SPI 0 Memory Rule Register 3 (qospi0_mem_rule3)": "0x00000000",
                        "Quad/Octal SPI 1 Memory Rule Register 0 (qospi1_mem_rule0)": "0x00000000",
                        "Quad/Octal SPI 1 Memory Rule Register 1 (qospi1_mem_rule1)": "0x00000000",
                        "Quad/Octal SPI 1 Memory Rule Register 2 (qospi1_mem_rule2)": "0x00000000",
                        "Quad/Octal SPI 1 Memory Rule Register 3 (qospi1_mem_rule3)": "0x00000000",
                        "Quad/Octal SPI 2 Memory Rule Register 0 (qospi2_mem_rule0)": "0x00000000",
                        "Quad/Octal SPI 2 Memory Rule Register 1 (qospi2_mem_rule1)": "0x00000000",
                        "Quad/Octal SPI 2 Memory Rule Register 2 (qospi2_mem_rule2)": "0x00000000",
                        "Quad/Octal SPI 2 Memory Rule Register 3 (qospi2_mem_rule3)": "0x00000000",
                        "Quad/Octal SPI 3 Memory Rule Register 0 (qospi3_mem_rule0)": "0x00000000",
                        "Quad/Octal SPI 3 Memory Rule Register 1 (qospi3_mem_rule1)": "0x00000000",
                        "Quad/Octal SPI 3 Memory Rule Register 2 (qospi3_mem_rule2)": "0x00000000",
                        "Quad/Octal SPI 3 Memory Rule Register 3 (qospi3_mem_rule3)": "0x00000000",
                        "Quad/Octal SPI 4 Memory Rule Register 0 (qospi4_mem_rule0)": "0x00000000",
                        "Quad/Octal SPI 4 Memory Rule Register 1 (qospi4_mem_rule1)": "0x00000000",
                        "Quad/Octal SPI 4 Memory Rule Register 2 (qospi4_mem_rule2)": "0x00000000",
                        "Quad/Octal SPI 4 Memory Rule Register 3 (qospi4_mem_rule3)": "0x00000000",
                        "RAM0 Slave Rule Register (ram0_slave_rule)": "0x00000000",
                        "RAM00 Memory Rule Register 0 (ram00_mem_rule0)": "0x00000000",
```

```
                    "RAM00 Memory Rule Register 1 (ram00_mem_rule1)": "0x00000000",
                    "RAM00 Memory Rule Register 2 (ram00_mem_rule2)": "0x00000000",
                    "RAM00 Memory Rule Register 3 (ram00_mem_rule3)": "0x00000000",
                    "RAM01 Memory Rule Register 0 (ram01_mem_rule0)": "0x00000000",
                    "RAM01 Memory Rule Register 1 (ram01_mem_rule1)": "0x00000000",
                    "RAM01 Memory Rule Register 2 (ram01_mem_rule2)": "0x00000000",
                    "RAM01 Memory Rule Register 3 (ram01_mem_rule3)": "0x00000000",
                    "RAM1 Slave Rule Register (ram1_slave_rule)": "0x00000000",
                    "RAM10 Memory Rule Register 0 (ram10_mem_rule0)": "0x00000000",
                    "RAM10 Memory Rule Register 1 (ram10_mem_rule1)": "0x00000000",
                    "RAM10 Memory Rule Register 2 (ram10_mem_rule2)": "0x00000000",
                    "RAM10 Memory Rule Register 3 (ram10_mem_rule3)": "0x00000000",
                    "RAM11 Memory Rule Register 0 (ram11_mem_rule0)": "0x00000000",
                    "RAM11 Memory Rule Register 1 (ram11_mem_rule1)": "0x00000000",
                    "RAM11 Memory Rule Register 2 (ram11_mem_rule2)": "0x00000000",
                    "RAM11 Memory Rule Register 3 (ram11_mem_rule3)": "0x00000000",
                    "RAM2 Slave Rule Register (ram2_slave_rule)": "0x00000000",
                    "RAM20 Memory Rule Register 0 (ram20_mem_rule0)": "0x00000000",
                    "RAM20 Memory Rule Register 1 (ram20_mem_rule1)": "0x00000000",
                    "RAM20 Memory Rule Register 2 (ram20_mem_rule2)": "0x00000000",
                    "RAM20 Memory Rule Register 3 (ram20_mem_rule3)": "0x00000000",
                    "RAM21 Memory Rule Register 0 (ram21_mem_rule0)": "0x00000000",
                    "RAM21 Memory Rule Register 1 (ram21_mem_rule1)": "0x00000000",
                    "RAM21 Memory Rule Register 2 (ram21_mem_rule2)": "0x00000000",
                    "RAM21 Memory Rule Register 3 (ram21_mem_rule3)": "0x00000000",
                    "RAM22 Memory Rule Register 0 (ram22_mem_rule0)": "0x00000000",
                    "RAM22 Memory Rule Register 1 (ram22_mem_rule1)": "0x00000000",
                    "RAM22 Memory Rule Register 2 (ram22_mem_rule2)": "0x00000000",
                    "RAM22 Memory Rule Register 3 (ram22_mem_rule3)": "0x00000000",
                    "RAM23 Memory Rule Register 0 (ram23_mem_rule0)": "0x00000000",
                    "RAM23 Memory Rule Register 1 (ram23_mem_rule1)": "0x00000000",
                    "RAM23 Memory Rule Register 2 (ram23_mem_rule2)": "0x00000000",
                    "RAM23 Memory Rule Register 3 (ram23_mem_rule3)": "0x00000000",
                    "RAM3 Slave Rule Register (ram3_slave_rule)": "0x00000000",
                    "RAM30 Memory Rule Register 0 (ram30_mem_rule0)": "0x00000000",
                    "RAM30 Memory Rule Register 1 (ram30_mem_rule1)": "0x00000000",
                    "RAM30 Memory Rule Register 2 (ram30_mem_rule2)": "0x00000000",
                    "RAM30 Memory Rule Register 3 (ram30_mem_rule3)": "0x00000000",
                    "RAM31 Memory Rule Register 0 (ram31_mem_rule0)": "0x00000000",
                    "RAM31 Memory Rule Register 1 (ram31_mem_rule1)": "0x00000000",
                    "RAM31 Memory Rule Register 2 (ram31_mem_rule2)": "0x00000000",
                    "RAM31 Memory Rule Register 3 (ram31_mem_rule3)": "0x00000000",
                    "RAM32 Memory Rule Register 0 (ram32_mem_rule0)": "0x00000000",
                    "RAM32 Memory Rule Register 1 (ram32_mem_rule1)": "0x00000000",
                    "RAM32 Memory Rule Register 2 (ram32_mem_rule2)": "0x00000000",
                    "RAM32 Memory Rule Register 3 (ram32_mem_rule3)": "0x00000000",
                    "RAM33 Memory Rule Register 0 (ram33_mem_rule0)": "0x00000000",
                    "RAM33 Memory Rule Register 1 (ram33_mem_rule1)": "0x00000000",
                    "RAM33 Memory Rule Register 2 (ram33_mem_rule2)": "0x00000000",
                    "RAM33 Memory Rule Register 3 (ram33_mem_rule3)": "0x00000000",
                    "RAM4 Slave Rule Register (ram4_slave_rule)": "0x00000000",
                    "RAM40 Memory Rule Register 0 (ram40_mem_rule0)": "0x00000000",
                    "RAM40 Memory Rule Register 1 (ram40_mem_rule1)": "0x00000000",
                    "RAM40 Memory Rule Register 2 (ram40_mem_rule2)": "0x00000000",
                    "RAM40 Memory Rule Register 3 (ram40_mem_rule3)": "0x00000000",
                    "RAM41 Memory Rule Register 0 (ram41_mem_rule0)": "0x00000000",
                    "RAM41 Memory Rule Register 1 (ram41_mem_rule1)": "0x00000000",
                    "RAM41 Memory Rule Register 2 (ram41_mem_rule2)": "0x00000000",
                    "RAM41 Memory Rule Register 3 (ram41_mem_rule3)": "0x00000000",
                    "RAM42 Memory Rule Register 0 (ram42_mem_rule0)": "0x00000000",
```

```
                        "RAM42 Memory Rule Register 1 (ram42_mem_rule1)": "0x00000000",
                        "RAM42 Memory Rule Register 2 (ram42_mem_rule2)": "0x00000000",
                        "RAM42 Memory Rule Register 3 (ram42_mem_rule3)": "0x00000000",
                        "RAM43 Memory Rule Register 0 (ram43_mem_rule0)": "0x00000000",
                        "RAM43 Memory Rule Register 1 (ram43_mem_rule1)": "0x00000000",
                        "RAM43 Memory Rule Register 2 (ram43_mem_rule2)": "0x00000000",
                        "RAM43 Memory Rule Register 3 (ram43_mem_rule3)": "0x00000000",
                        "RAM5 Slave Rule Register (ram5_slave_rule)": "0x00000000",
                        "RAM50 Memory Rule Register 0 (ram50_mem_rule0)": "0x00000000",
                        "RAM50 Memory Rule Register 1 (ram50_mem_rule1)": "0x00000000",
                        "RAM50 Memory Rule Register 2 (ram50_mem_rule2)": "0x00000000",
                        "RAM50 Memory Rule Register 3 (ram50_mem_rule3)": "0x00000000",
                        "RAM51 Memory Rule Register 0 (ram51_mem_rule0)": "0x00000000",
                        "RAM51 Memory Rule Register 1 (ram51_mem_rule1)": "0x00000000",
                        "RAM51 Memory Rule Register 2 (ram51_mem_rule2)": "0x00000000",
                        "RAM51 Memory Rule Register 3 (ram51_mem_rule3)": "0x00000000",
                        "RAM52 Memory Rule Register 0 (ram52_mem_rule0)": "0x00000000",
                        "RAM52 Memory Rule Register 1 (ram52_mem_rule1)": "0x00000000",
                        "RAM52 Memory Rule Register 2 (ram52_mem_rule2)": "0x00000000",
                        "RAM52 Memory Rule Register 3 (ram52_mem_rule3)": "0x00000000",
                        "RAM53 Memory Rule Register 0 (ram53_mem_rule0)": "0x00000000",
                        "RAM53 Memory Rule Register 1 (ram53_mem_rule1)": "0x00000000",
                        "RAM53 Memory Rule Register 2 (ram53_mem_rule2)": "0x00000000",
                        "RAM53 Memory Rule Register 3 (ram53_mem_rule3)": "0x00000000",
                        "RAM6 Slave Rule Register (ram6_slave_rule)": "0x00000000",
                        "RAM60 Memory Rule Register 0 (ram60_mem_rule0)": "0x00000000",
                        "RAM60 Memory Rule Register 1 (ram60_mem_rule1)": "0x00000000",
                        "RAM60 Memory Rule Register 2 (ram60_mem_rule2)": "0x00000000",
                        "RAM60 Memory Rule Register 3 (ram60_mem_rule3)": "0x00000000",
                        "RAM61 Memory Rule Register 0 (ram61_mem_rule0)": "0x00000000",
                        "RAM61 Memory Rule Register 1 (ram61_mem_rule1)": "0x00000000",
                        "RAM61 Memory Rule Register 2 (ram61_mem_rule2)": "0x00000000",
                        "RAM61 Memory Rule Register 3 (ram61_mem_rule3)": "0x00000000",
                        "RAM62 Memory Rule Register 0 (ram62_mem_rule0)": "0x00000000",
                        "RAM62 Memory Rule Register 1 (ram62_mem_rule1)": "0x00000000",
                        "RAM62 Memory Rule Register 2 (ram62_mem_rule2)": "0x00000000",
                        "RAM62 Memory Rule Register 3 (ram62_mem_rule3)": "0x00000000",
                        "RAM63 Memory Rule Register 0 (ram63_mem_rule0)": "0x00000000",
                        "RAM63 Memory Rule Register 1 (ram63_mem_rule1)": "0x00000000",
                        "RAM63 Memory Rule Register 2 (ram63_mem_rule2)": "0x00000000",
                        "RAM63 Memory Rule Register 3 (ram63_mem_rule3)": "0x00000000",
                        "RAM7 Slave Rule Register (ram7_slave_rule)": "0x00000000",
                        "RAM70 Memory Rule Register 0 (ram70_mem_rule0)": "0x00000000",
                        "RAM70 Memory Rule Register 1 (ram70_mem_rule1)": "0x00000000",
                        "RAM70 Memory Rule Register 2 (ram70_mem_rule2)": "0x00000000",
                        "RAM70 Memory Rule Register 3 (ram70_mem_rule3)": "0x00000000",
                        "RAM71 Memory Rule Register 0 (ram71_mem_rule0)": "0x00000000",
                        "RAM71 Memory Rule Register 1 (ram71_mem_rule1)": "0x00000000",
                        "RAM71 Memory Rule Register 2 (ram71_mem_rule2)": "0x00000000",
                        "RAM71 Memory Rule Register 3 (ram71_mem_rule3)": "0x00000000",
                        "RAM72 Memory Rule Register 0 (ram72_mem_rule0)": "0x00000000",
                        "RAM72 Memory Rule Register 1 (ram72_mem_rule1)": "0x00000000",
                        "RAM72 Memory Rule Register 2 (ram72_mem_rule2)": "0x00000000",
                        "RAM72 Memory Rule Register 3 (ram72_mem_rule3)": "0x00000000",
                        "RAM73 Memory Rule Register 0 (ram73_mem_rule0)": "0x00000000",
                        "RAM73 Memory Rule Register 1 (ram73_mem_rule1)": "0x00000000",
                        "RAM73 Memory Rule Register 2 (ram73_mem_rule2)": "0x00000000",
                        "RAM73 Memory Rule Register 3 (ram73_mem_rule3)": "0x00000000",
                        "RAM8 Slave Rule Register (ram8_slave_rule)": "0x00000000",
                        "RAM80 Memory Rule Register 0 (ram80_mem_rule0)": "0x00000000",
```

```
      "RAM80 Memory Rule Register 1 (ram80_mem_rule1)": "0x00000000",
      "RAM80 Memory Rule Register 2 (ram80_mem_rule2)": "0x00000000",
      "RAM80 Memory Rule Register 3 (ram80_mem_rule3)": "0x00000000",
      "RAM81 Memory Rule Register 0 (ram81_mem_rule0)": "0x00000000",
      "RAM81 Memory Rule Register 1 (ram81_mem_rule1)": "0x00000000",
      "RAM81 Memory Rule Register 2 (ram81_mem_rule2)": "0x00000000",
      "RAM81 Memory Rule Register 3 (ram81_mem_rule3)": "0x00000000",
      "RAM81 Memory Rule Register 0 (ram82_mem_rule0)": "0x00000000",
      "RAM81 Memory Rule Register 1 (ram82_mem_rule1)": "0x00000000",
      "RAM81 Memory Rule Register 2 (ram82_mem_rule2)": "0x00000000",
      "RAM81 Memory Rule Register 3 (ram82_mem_rule3)": "0x00000000",
      "RAM81 Memory Rule Register 0 (ram83_mem_rule0)": "0x00000000",
      "RAM81 Memory Rule Register 1 (ram83_mem_rule1)": "0x00000000",
      "RAM81 Memory Rule Register 2 (ram83_mem_rule2)": "0x00000000",
      "RAM81 Memory Rule Register 3 (ram83_mem_rule3)": "0x00000000",
      "(ezh_ram_slave_rule)": "0x00000000",
      "(ezh_ram0_slave_rule0)": "0x00000000",
      "(ezh_ram0_slave_rule1)": "0x00000000",
      "(ezh_ram0_slave_rule2)": "0x00000000",
      "(ezh_ram0_slave_rule3)": "0x00000000",
      "Quad/Octal SPI Slave Rule Register 0 (qospi1_slave_rule0)": "0x00000000",
      "Quad/Octal SPI 0 Memory Rule Register 0 (qospi10_mem_rule0)": "0x00000000",
      "Quad/Octal SPI 0 Memory Rule Register 1 (qospi10_mem_rule1)": "0x00000000",
      "Quad/Octal SPI 0 Memory Rule Register 2 (qospi10_mem_rule2)": "0x00000000",
      "Quad/Octal SPI 0 Memory Rule Register 3 (qospi10_mem_rule3)": "0x00000000",
      "Quad/Octal SPI 1 Memory Rule Register 0 (qospi11_mem_rule0)": "0x00000000",
      "Quad/Octal SPI 1 Memory Rule Register 1 (qospi11_mem_rule1)": "0x00000000",
      "Quad/Octal SPI 1 Memory Rule Register 2 (qospi11_mem_rule2)": "0x00000000",
      "Quad/Octal SPI 1 Memory Rule Register 3 (qospi11_mem_rule3)": "0x00000000",
      "Quad/Octal SPI 2 Memory Rule Register 0 (qospi12_mem_rule0)": "0x00000000",
      "Quad/Octal SPI 2 Memory Rule Register 1 (qospi12_mem_rule1)": "0x00000000",
      "Quad/Octal SPI 2 Memory Rule Register 2 (qospi12_mem_rule2)": "0x00000000",
      "Quad/Octal SPI 2 Memory Rule Register 3 (qospi12_mem_rule3)": "0x00000000",
      "Quad/Octal SPI 3 Memory Rule Register 0 (qospi13_mem_rule0)": "0x00000000",
      "Quad/Octal SPI 3 Memory Rule Register 1 (qospi13_mem_rule1)": "0x00000000",
      "Quad/Octal SPI 3 Memory Rule Register 2 (qospi13_mem_rule2)": "0x00000000",
      "Quad/Octal SPI 3 Memory Rule Register 3 (qospi13_mem_rule3)": "0x00000000",
      "Quad/Octal SPI 4 Memory Rule Register 0 (qospi14_mem_rule0)": "0x00000000",
      "Quad/Octal SPI 4 Memory Rule Register 1 (qospi14_mem_rule1)": "0x00000000",
      "Quad/Octal SPI 4 Memory Rule Register 2 (qospi14_mem_rule2)": "0x00000000",
      "Quad/Octal SPI 4 Memory Rule Register 3 (qospi14_mem_rule3)": "0x00000000",
      "APB Bridge Slave Rule Register (apb_bridge_slave_rule0)": "0x00000000",
      "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x00000000",
      "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x00000000",
      "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x00000000",
      "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x00000000",
      "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x00000000",
      "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x00000000",
      "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x00000000",
      "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x00000000",
    "AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0)": "0x00000000",
      "AIPS bridge 0 Memory Rule Register 0 (aips_bridge0_mem_rule0)": "0x00000000",
      "AIPS bridge 0 Memory Rule Register 1 (aips_bridge0_mem_rule1)": "0x00000000",
     "AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule0)": "0x00000000",
     "AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule1)": "0x00000000",
      "AIPS Bridge Slave Rule Register (aips_bridge_slave_rule0)": "0x00000000",
      "AIPS bridge 1 Memory Rule Register 0 (aips_bridge1_mem_rule0)": "0x00000000",
      "AIPS bridge 1 Memory Rule Register 1 (aips_bridge1_mem_rule1)": "0x00000000",
    "AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0)": "0x00000000",
    "AHB Peripherals 2 Slave Rule Register 0 (security_ctrl_mem_rule0)": "0x00000000",
```

```
                    "AHB Peripherals 3 Slave Rule Register 0 (ahb_periph3_slave_rule0)": "0x00000000",
                    "AHB Peripherals 3 Slave Rule Register 0 (ahb_periph3_slave_rule1)": "0x00000000",
                      "Secure GPIO Register 0 (sec_gp_reg0)": "0xffffffff",
                      "Secure GPIO Register 1 (sec_gp_reg1)": "0xffffffff",
                      "Secure GPIO Register 2 (sec_gp_reg2)": "0xffffffff",
                      "Secure GPIO Register 3 (sec_gp_reg3)": "0xffffffff",
                      "Secure GPIO Register 4 (sec_gp_reg4)": "0xffffffff",
                      "Secure GPIO Register 5 (sec_gp_reg5)": "0xffffffff",
                      "Secure GPIO Register 6 (sec_gp_reg6)": "0xffffffff",
                      "Secure GPIO Register 7 (sec_gp_reg7)": "0xffffffff",
                      "Secure GPIO Register 8 for DSP (sec_gp_reg8)": "0xffffffff",
                      "Secure GPIO Lock Register (sec_gp_reg_lock)": "0x0000aaaa",
                      "Master Secure Level Register (master_sec_reg)": "0x80000000",
                     "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)": "0xbfffffff",
                      "M33 Lock Control Register (m33_lock_reg)": "0x800002aa",
                      "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x0000aaaa",
                      "Secure Control Register (misc_ctrl_reg)": "0x0000aaaa",
                      "Miscellaneous TZM settings (misc_tzm_settings)": "0x00000000"
                    }
}
```

9.3.5 TrustZone-M preset registers of rt6xx A0

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for rt6xx A0:

```
{
    "family": "rt6xx",
    "revision": "a0",
    "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
    "trustZonePreset": {
                    "Secure vector table address (vtor_addr)": "0x00000000",
        "Non-secure vector table address (vtor_ns_addr)": "0x00000000",
        "Interrupt target non-secure register 0 (nvic_itns0)": "0x00000000",
        "Interrupt target non-secure register 1 (nvic_itns1)": "0x00000000",
        "MPU Control Register (mpu_ctrl)": "0x00000000",
        "MPU Memory Attribute Indirection Register 0 (mpu_mair0)": "0x00000000",
        "MPU Memory Attribute Indirection Register 1 (mpu_mair1)": "0x00000000",
        "MPU Region 0 Base Address Register (mpu_rbar0)": "0x00000000",
        "MPU Region 0 Limit Address Register (mpu_rlar0)": "0x00000000",
        "MPU Region 1 Base Address Register (mpu_rbar1)": "0x00000000",
        "MPU Region 1 Limit Address Register (mpu_rlar1)": "0x00000000",
        "MPU Region 2 Base Address Register (mpu_rbar2)": "0x00000000",
        "MPU Region 2 Limit Address Register (mpu_rlar2)": "0x00000000",
        "MPU Region 3 Base Address Register (mpu_rbar3)": "0x00000000",
        "MPU Region 3 Limit Address Register (mpu_rlar3)": "0x00000000",
        "MPU Region 4 Base Address Register (mpu_rbar4)": "0x00000000",
        "MPU Region 4 Limit Address Register (mpu_rlar4)": "0x00000000",
        "MPU Region 5 Base Address Register (mpu_rbar5)": "0x00000000",
        "MPU Region 5 Limit Address Register (mpu_rlar5)": "0x00000000",
        "MPU Region 6 Base Address Register (mpu_rbar6)": "0x00000000",
        "MPU Region 6 Limit Address Register (mpu_rlar6)": "0x00000000",
        "MPU Region 7 Base Address Register (mpu_rbar7)": "0x00000000",
        "MPU Region 7 Limit Address Register (mpu_rlar7)": "0x00000000",
        "Non-secure MPU Control Register(mpu_ctrl_ns)": "0x00000000",
        "Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns)": "0x00000000",
        "Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns)": "0x00000000",
        "Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns)": "0x00000000",
        "Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)": "0x00000000",
        "Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns)": "0x00000000",
```

```
        "Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns)": "0x00000000",
        "Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns)": "0x00000000",
        "Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns)": "0x00000000",
        "Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns)": "0x00000000",
        "Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns)": "0x00000000",
        "Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns)": "0x00000000",
        "Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns)": "0x00000000",
        "Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns)": "0x00000000",
        "Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns)": "0x00000000",
        "Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns)": "0x00000000",
        "Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns)": "0x00000000",
        "Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns)": "0x00000000",
        "Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns)": "0x00000000",
        "SAU Control Register.(sau_ctrl)": "0x00000000",
        "SAU Region 0 Base Address Register (sau_rbar0)": "0x00000000",
        "SAU Region 0 Limit Address Register (sau_rlar0)": "0x00000000",
        "SAU Region 1 Base Address Register (sau_rbar1)": "0x00000000",
        "SAU Region 1 Limit Address Register (sau_rlar1)": "0x00000000",
        "SAU Region 2 Base Address Register (sau_rbar2)": "0x00000000",
        "SAU Region 2 Limit Address Register (sau_rlar2)": "0x00000000",
        "SAU Region 3 Base Address Register (sau_rbar3)": "0x00000000",
        "SAU Region 3 Limit Address Register (sau_rlar3)": "0x00000000",
        "SAU Region 4 Base Address Register (sau_rbar4)": "0x00000000",
        "SAU Region 4 Limit Address Register (sau_rlar4)": "0x00000000",
        "SAU Region 5 Base Address Register (sau_rbar5)": "0x00000000",
        "SAU Region 5 Limit Address Register (sau_rlar5)": "0x00000000",
        "SAU Region 6 Base Address Register (sau_rbar6)": "0x00000000",
        "SAU Region 6 Limit Address Register (sau_rlar6)": "0x00000000",
        "SAU Region 7 Base Address Register (sau_rbar7)": "0x00000000",
        "SAU Region 7 Limit Address Register (sau_rlar7)": "0x00000000",
        "ROM Slave Rule Register 0 (bootrom0_slave_rule0)": "0x00000000",
        "ROM Memory Rule Register 0 (bootrom0_mem_rule0)": "0x00000000",
        "ROM Memory Rule Register 1 (bootrom0_mem_rule1)": "0x00000000",
        "ROM Memory Rule Register 2 (bootrom0_mem_rule2)": "0x00000000",
        "ROM Memory Rule Register 3 (bootrom0_mem_rule3)": "0x00000000",
        "Quad/Octal SPI Slave Rule Register 0 (qospi_slave_rule0)": "0x00000000",
        "Quad/Octal SPI 0 Memory Rule Register 0 (qospi0_mem_rule0)": "0x00000000",
        "Quad/Octal SPI 0 Memory Rule Register 1 (qospi0_mem_rule1)": "0x00000000",
        "Quad/Octal SPI 0 Memory Rule Register 2 (qospi0_mem_rule2)": "0x00000000",
        "Quad/Octal SPI 0 Memory Rule Register 3 (qospi0_mem_rule3)": "0x00000000",
        "Quad/Octal SPI 1 Memory Rule Register 0 (qospi1_mem_rule0)": "0x00000000",
        "Quad/Octal SPI 1 Memory Rule Register 1 (qospi1_mem_rule1)": "0x00000000",
        "Quad/Octal SPI 1 Memory Rule Register 2 (qospi1_mem_rule2)": "0x00000000",
        "Quad/Octal SPI 1 Memory Rule Register 3 (qospi1_mem_rule3)": "0x00000000",
        "Quad/Octal SPI 2 Memory Rule Register 0 (qospi2_mem_rule0)": "0x00000000",
        "Quad/Octal SPI 2 Memory Rule Register 1 (qospi2_mem_rule1)": "0x00000000",
        "Quad/Octal SPI 2 Memory Rule Register 2 (qospi2_mem_rule2)": "0x00000000",
        "Quad/Octal SPI 2 Memory Rule Register 3 (qospi2_mem_rule3)": "0x00000000",
        "Quad/Octal SPI 3 Memory Rule Register 0 (qospi3_mem_rule0)": "0x00000000",
        "Quad/Octal SPI 3 Memory Rule Register 1 (qospi3_mem_rule1)": "0x00000000",
        "Quad/Octal SPI 3 Memory Rule Register 2 (qospi3_mem_rule2)": "0x00000000",
        "Quad/Octal SPI 3 Memory Rule Register 3 (qospi3_mem_rule3)": "0x00000000",
        "RAM0 Slave Rule Register (ram0_slave_rule)": "0x00000000",
        "RAM00 Memory Rule Register 0 (ram00_mem_rule0)": "0x00000000",
        "RAM00 Memory Rule Register 1 (ram00_mem_rule1)": "0x00000000",
        "RAM00 Memory Rule Register 2 (ram00_mem_rule2)": "0x00000000",
        "RAM00 Memory Rule Register 3 (ram00_mem_rule3)": "0x00000000",
        "RAM01 Memory Rule Register 0 (ram01_mem_rule0)": "0x00000000",
        "RAM01 Memory Rule Register 1 (ram01_mem_rule1)": "0x00000000",
        "RAM01 Memory Rule Register 2 (ram01_mem_rule2)": "0x00000000",
```

```
        "RAM01 Memory Rule Register 3 (ram01_mem_rule3)": "0x00000000",
        "RAM1 Slave Rule Register (ram1_slave_rule)": "0x00000000",
        "RAM10 Memory Rule Register 0 (ram10_mem_rule0)": "0x00000000",
        "RAM10 Memory Rule Register 1 (ram10_mem_rule1)": "0x00000000",
        "RAM10 Memory Rule Register 2 (ram10_mem_rule2)": "0x00000000",
        "RAM10 Memory Rule Register 3 (ram10_mem_rule3)": "0x00000000",
        "RAM11 Memory Rule Register 0 (ram11_mem_rule0)": "0x00000000",
        "RAM11 Memory Rule Register 1 (ram11_mem_rule1)": "0x00000000",
        "RAM11 Memory Rule Register 2 (ram11_mem_rule2)": "0x00000000",
        "RAM11 Memory Rule Register 3 (ram11_mem_rule3)": "0x00000000",
        "RAM2 Slave Rule Register (ram2_slave_rule)": "0x00000000",
        "RAM20 Memory Rule Register 0 (ram20_mem_rule0)": "0x00000000",
        "RAM20 Memory Rule Register 1 (ram20_mem_rule1)": "0x00000000",
        "RAM20 Memory Rule Register 2 (ram20_mem_rule2)": "0x00000000",
        "RAM20 Memory Rule Register 3 (ram20_mem_rule3)": "0x00000000",
        "RAM21 Memory Rule Register 0 (ram21_mem_rule0)": "0x00000000",
        "RAM21 Memory Rule Register 1 (ram21_mem_rule1)": "0x00000000",
        "RAM21 Memory Rule Register 2 (ram21_mem_rule2)": "0x00000000",
        "RAM21 Memory Rule Register 3 (ram21_mem_rule3)": "0x00000000",
        "RAM22 Memory Rule Register 0 (ram22_mem_rule0)": "0x00000000",
        "RAM22 Memory Rule Register 1 (ram22_mem_rule1)": "0x00000000",
        "RAM22 Memory Rule Register 2 (ram22_mem_rule2)": "0x00000000",
        "RAM22 Memory Rule Register 3 (ram22_mem_rule3)": "0x00000000",
        "RAM23 Memory Rule Register 0 (ram23_mem_rule0)": "0x00000000",
        "RAM23 Memory Rule Register 1 (ram23_mem_rule1)": "0x00000000",
        "RAM23 Memory Rule Register 2 (ram23_mem_rule2)": "0x00000000",
        "RAM23 Memory Rule Register 3 (ram23_mem_rule3)": "0x00000000",
        "RAM3 Slave Rule Register (ram3_slave_rule)": "0x00000000",
        "RAM30 Memory Rule Register 0 (ram30_mem_rule0)": "0x00000000",
        "RAM30 Memory Rule Register 1 (ram30_mem_rule1)": "0x00000000",
        "RAM30 Memory Rule Register 2 (ram30_mem_rule2)": "0x00000000",
        "RAM30 Memory Rule Register 3 (ram30_mem_rule3)": "0x00000000",
        "RAM31 Memory Rule Register 0 (ram31_mem_rule0)": "0x00000000",
        "RAM31 Memory Rule Register 1 (ram31_mem_rule1)": "0x00000000",
        "RAM31 Memory Rule Register 2 (ram31_mem_rule2)": "0x00000000",
        "RAM31 Memory Rule Register 3 (ram31_mem_rule3)": "0x00000000",
        "RAM32 Memory Rule Register 0 (ram32_mem_rule0)": "0x00000000",
        "RAM32 Memory Rule Register 1 (ram32_mem_rule1)": "0x00000000",
        "RAM32 Memory Rule Register 2 (ram32_mem_rule2)": "0x00000000",
        "RAM32 Memory Rule Register 3 (ram32_mem_rule3)": "0x00000000",
        "RAM33 Memory Rule Register 0 (ram33_mem_rule0)": "0x00000000",
        "RAM33 Memory Rule Register 1 (ram33_mem_rule1)": "0x00000000",
        "RAM33 Memory Rule Register 2 (ram33_mem_rule2)": "0x00000000",
        "RAM33 Memory Rule Register 3 (ram33_mem_rule3)": "0x00000000",
        "RAM4 Slave Rule Register (ram4_slave_rule)": "0x00000000",
        "RAM40 Memory Rule Register 0 (ram40_mem_rule0)": "0x00000000",
        "RAM40 Memory Rule Register 1 (ram40_mem_rule1)": "0x00000000",
        "RAM40 Memory Rule Register 2 (ram40_mem_rule2)": "0x00000000",
        "RAM40 Memory Rule Register 3 (ram40_mem_rule3)": "0x00000000",
        "RAM41 Memory Rule Register 0 (ram41_mem_rule0)": "0x00000000",
        "RAM41 Memory Rule Register 1 (ram41_mem_rule1)": "0x00000000",
        "RAM41 Memory Rule Register 2 (ram41_mem_rule2)": "0x00000000",
        "RAM41 Memory Rule Register 3 (ram41_mem_rule3)": "0x00000000",
        "RAM42 Memory Rule Register 0 (ram42_mem_rule0)": "0x00000000",
        "RAM42 Memory Rule Register 1 (ram42_mem_rule1)": "0x00000000",
        "RAM42 Memory Rule Register 2 (ram42_mem_rule2)": "0x00000000",
        "RAM42 Memory Rule Register 3 (ram42_mem_rule3)": "0x00000000",
        "RAM43 Memory Rule Register 0 (ram43_mem_rule0)": "0x00000000",
        "RAM43 Memory Rule Register 1 (ram43_mem_rule1)": "0x00000000",
        "RAM43 Memory Rule Register 2 (ram43_mem_rule2)": "0x00000000",
```

```
        "RAM43 Memory Rule Register 3 (ram43_mem_rule3)": "0x00000000",
        "RAM5 Slave Rule Register (ram5_slave_rule)": "0x00000000",
        "RAM50 Memory Rule Register 0 (ram50_mem_rule0)": "0x00000000",
        "RAM50 Memory Rule Register 1 (ram50_mem_rule1)": "0x00000000",
        "RAM50 Memory Rule Register 2 (ram50_mem_rule2)": "0x00000000",
        "RAM50 Memory Rule Register 3 (ram50_mem_rule3)": "0x00000000",
        "RAM51 Memory Rule Register 0 (ram51_mem_rule0)": "0x00000000",
        "RAM51 Memory Rule Register 1 (ram51_mem_rule1)": "0x00000000",
        "RAM51 Memory Rule Register 2 (ram51_mem_rule2)": "0x00000000",
        "RAM51 Memory Rule Register 3 (ram51_mem_rule3)": "0x00000000",
        "RAM52 Memory Rule Register 0 (ram52_mem_rule0)": "0x00000000",
        "RAM52 Memory Rule Register 1 (ram52_mem_rule1)": "0x00000000",
        "RAM52 Memory Rule Register 2 (ram52_mem_rule2)": "0x00000000",
        "RAM52 Memory Rule Register 3 (ram52_mem_rule3)": "0x00000000",
        "RAM53 Memory Rule Register 0 (ram53_mem_rule0)": "0x00000000",
        "RAM53 Memory Rule Register 1 (ram53_mem_rule1)": "0x00000000",
        "RAM53 Memory Rule Register 2 (ram53_mem_rule2)": "0x00000000",
        "RAM53 Memory Rule Register 3 (ram53_mem_rule3)": "0x00000000",
        "RAM6 Slave Rule Register (ram6_slave_rule)": "0x00000000",
        "RAM60 Memory Rule Register 0 (ram60_mem_rule0)": "0x00000000",
        "RAM60 Memory Rule Register 1 (ram60_mem_rule1)": "0x00000000",
        "RAM60 Memory Rule Register 2 (ram60_mem_rule2)": "0x00000000",
        "RAM60 Memory Rule Register 3 (ram60_mem_rule3)": "0x00000000",
        "RAM61 Memory Rule Register 0 (ram61_mem_rule0)": "0x00000000",
        "RAM61 Memory Rule Register 1 (ram61_mem_rule1)": "0x00000000",
        "RAM61 Memory Rule Register 2 (ram61_mem_rule2)": "0x00000000",
        "RAM61 Memory Rule Register 3 (ram61_mem_rule3)": "0x00000000",
        "RAM62 Memory Rule Register 0 (ram62_mem_rule0)": "0x00000000",
        "RAM62 Memory Rule Register 1 (ram62_mem_rule1)": "0x00000000",
        "RAM62 Memory Rule Register 2 (ram62_mem_rule2)": "0x00000000",
        "RAM62 Memory Rule Register 3 (ram62_mem_rule3)": "0x00000000",
        "RAM63 Memory Rule Register 0 (ram63_mem_rule0)": "0x00000000",
        "RAM63 Memory Rule Register 1 (ram63_mem_rule1)": "0x00000000",
        "RAM63 Memory Rule Register 2 (ram63_mem_rule2)": "0x00000000",
        "RAM63 Memory Rule Register 3 (ram63_mem_rule3)": "0x00000000",
        "RAM7 Slave Rule Register (ram7_slave_rule)": "0x00000000",
        "RAM70 Memory Rule Register 0 (ram70_mem_rule0)": "0x00000000",
        "RAM70 Memory Rule Register 1 (ram70_mem_rule1)": "0x00000000",
        "RAM70 Memory Rule Register 2 (ram70_mem_rule2)": "0x00000000",
        "RAM70 Memory Rule Register 3 (ram70_mem_rule3)": "0x00000000",
        "RAM71 Memory Rule Register 0 (ram71_mem_rule0)": "0x00000000",
        "RAM71 Memory Rule Register 1 (ram71_mem_rule1)": "0x00000000",
        "RAM71 Memory Rule Register 2 (ram71_mem_rule2)": "0x00000000",
        "RAM71 Memory Rule Register 3 (ram71_mem_rule3)": "0x00000000",
        "RAM72 Memory Rule Register 0 (ram72_mem_rule0)": "0x00000000",
        "RAM72 Memory Rule Register 1 (ram72_mem_rule1)": "0x00000000",
        "RAM72 Memory Rule Register 2 (ram72_mem_rule2)": "0x00000000",
        "RAM72 Memory Rule Register 3 (ram72_mem_rule3)": "0x00000000",
        "RAM73 Memory Rule Register 0 (ram73_mem_rule0)": "0x00000000",
        "RAM73 Memory Rule Register 1 (ram73_mem_rule1)": "0x00000000",
        "RAM73 Memory Rule Register 2 (ram73_mem_rule2)": "0x00000000",
        "RAM73 Memory Rule Register 3 (ram73_mem_rule3)": "0x00000000",
        "RAM8 Slave Rule Register (ram8_slave_rule)": "0x00000000",
        "RAM80 Memory Rule Register 0 (ram80_mem_rule0)": "0x00000000",
        "RAM80 Memory Rule Register 1 (ram80_mem_rule1)": "0x00000000",
        "RAM80 Memory Rule Register 2 (ram80_mem_rule2)": "0x00000000",
        "RAM80 Memory Rule Register 3 (ram80_mem_rule3)": "0x00000000",
        "RAM81 Memory Rule Register 0 (ram81_mem_rule0)": "0x00000000",
        "RAM81 Memory Rule Register 1 (ram81_mem_rule1)": "0x00000000",
        "RAM81 Memory Rule Register 2 (ram81_mem_rule2)": "0x00000000",
```

```
        "RAM81 Memory Rule Register 3 (ram81_mem_rule3)": "0x00000000",
        "HiFi4 DSP Slave Rule Register (pif_hifi4_x_slave_rule0)": "0x00000000",
        "HiFi4 DSP Memory Rule Register 0 (pif_hifi4_x_mem_rule0)": "0x00000000",
        "HiFi4 DSP Memory Rule Register 1 (pif_hifi4_x_mem_rule1)": "0x00000000",
        "HiFi4 DSP Memory Rule Register 2 (pif_hifi4_x_mem_rule2)": "0x00000000",
        "HiFi4 DSP Memory Rule Register 3 (pif_hifi4_x_mem_rule3)": "0x00000000",
        "APB Bridge Slave Rule Register (apb_bridge_slave_rule0)": "0x00000000",
        "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x00000000",
        "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x00000000",
        "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x00000000",
        "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x00000000",
        "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x00000000",
        "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x00000000",
        "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x00000000",
        "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x00000000",
        "AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0)": "0x00000000",
        "AHB Peripherals 0 Slave Rule Register 1 (ahb_periph0_slave_rule1)": "0x00000000",
        "AIPS bridge 0 Memory Rule Register 0 (aips_bridge0_mem_rule0)": "0x00000000",
        "AIPS bridge 0 Memory Rule Register 1 (aips_bridge0_mem_rule1)": "0x00000000",
        "AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule0)": "0x00000000",
        "AIPS bridge 1 Slave Rule Register (aips_bridge1_slave_rule0)": "0x00000000",
        "AIPS bridge 1 Memory Rule Register 0 (aips_bridge1_mem_rule0)": "0x00000000",
        "AIPS bridge 1 Memory Rule Register 1 (aips_bridge1_mem_rule1)": "0x00000000",
        "AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0)": "0x00000000",
        "AHB Peripherals 3 Slave Rule Register 0 (ahb_periph3_slave_rule0)": "0x00000000",
        "Secure GPIO Register 0 (sec_gp_reg0)": "0xffffffff",
        "Secure GPIO Register 1 (sec_gp_reg1)": "0xffffffff",
        "Secure GPIO Register 2 (sec_gp_reg2)": "0xffffffff",
        "Secure GPIO Register 3 (sec_gp_reg3)": "0xffffffff",
        "Secure GPIO Register 4 (sec_gp_reg4)": "0xffffffff",
        "Secure GPIO Register 5 (sec_gp_reg5)": "0xffffffff",
        "Secure GPIO Register 6 (sec_gp_reg6)": "0xffffffff",
        "Secure GPIO Register 7 (sec_gp_reg7)": "0xffffffff",
        "Secure GPIO Register 8 for DSP(sec_gp_reg8)": "0xffffffff",
        "Secure GPIO Lock Register (sec_gp_reg_lock)": "0x00000000000aaaa",
        "Master Secure Level Register (master_sec_reg)": "0x80000000",
        "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)": "0xbfffffff",
        "M33 Lock Control Register (m33_lock_reg)": "0x800002aa",
        "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x00000000000aaaa",
        "Secure Control Register (misc_ctrl_reg)": "0x00000000000aaaa"
    }
}
```

9.3.6 TrustZone-M preset registers of rt6xx B0

Json TrustZone-M configuration file containing all TrustZone-M preset registers with default (reset) values for rt6xx B0:

```
{
 "family": "rt6xx",
 "revision": "b0",
 "tzpOutputFile": "C:/Work/TrustZone/tzFile.bin",
 "trustZonePreset": {
                "Secure vector table address (vtor_addr)": "0x00000000",
                "Non-secure vector table address (vtor_ns_addr)": "0x00000000",
                "Interrupt target non-secure register 0 (nvic_itns0)": "0x00000000",
                "Interrupt target non-secure register 1 (nvic_itns1)": "0x00000000",
                "MPU Control Register (mpu_ctrl)": "0x00000000",
                "MPU Memory Attribute Indirection Register 0 (mpu_mair0)": "0x00000000",
                "MPU Memory Attribute Indirection Register 1 (mpu_mair1)": "0x00000000",
```

```
                "MPU Region 0 Base Address Register (mpu_rbar0)": "0x00000000",
                "MPU Region 0 Limit Address Register (mpu_rlar0)": "0x00000000",
                "MPU Region 1 Base Address Register (mpu_rbar1)": "0x00000000",
                "MPU Region 1 Limit Address Register (mpu_rlar1)": "0x00000000",
                "MPU Region 2 Base Address Register (mpu_rbar2)": "0x00000000",
                "MPU Region 2 Limit Address Register (mpu_rlar2)": "0x00000000",
                "MPU Region 3 Base Address Register (mpu_rbar3)": "0x00000000",
                "MPU Region 3 Limit Address Register (mpu_rlar3)": "0x00000000",
                "MPU Region 4 Base Address Register (mpu_rbar4)": "0x00000000",
                "MPU Region 4 Limit Address Register (mpu_rlar4)": "0x00000000",
                "MPU Region 5 Base Address Register (mpu_rbar5)": "0x00000000",
                "MPU Region 5 Limit Address Register (mpu_rlar5)": "0x00000000",
                "MPU Region 6 Base Address Register (mpu_rbar6)": "0x00000000",
                "MPU Region 6 Limit Address Register (mpu_rlar6)": "0x00000000",
                "MPU Region 7 Base Address Register (mpu_rbar7)": "0x00000000",
                "MPU Region 7 Limit Address Register (mpu_rlar7)": "0x00000000",
                "Non-secure MPU Control Register. (mpu_ctrl_ns)": "0x00000000",
               "Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns)": "0x00000000",
               "Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns)": "0x00000000",
                "Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns)": "0x00000000",
                "Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)": "0x00000000",
                "Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns)": "0x00000000",
                "Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns)": "0x00000000",
                "Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns)": "0x00000000",
                "Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns)": "0x00000000",
                "Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns)": "0x00000000",
                "Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns)": "0x00000000",
                "Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns)": "0x00000000",
                "Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns)": "0x00000000",
                "Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns)": "0x00000000",
                "Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns)": "0x00000000",
                "Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns)": "0x00000000",
                "Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns)": "0x00000000",
                "Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns)": "0x00000000",
                "Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns)": "0x00000000",
                "SAU Control Register (sau_ctrl)": "0x00000000",
                "SAU Region 0 Base Address Register (sau_rbar0)": "0x00000000",
                "SAU Region 0 Limit Address Register (sau_rlar0)": "0x00000000",
                "SAU Region 1 Base Address Register (sau_rbar1)": "0x00000000",
                "SAU Region 1 Limit Address Register (sau_rlar1)": "0x00000000",
                "SAU Region 2 Base Address Register (sau_rbar2)": "0x00000000",
                "SAU Region 2 Limit Address Register (sau_rlar2)": "0x00000000",
                "SAU Region 3 Base Address Register (sau_rbar3)": "0x00000000",
                        "SAU Region 3 Limit Address Register (sau_rlar3)": "0x00000000",
                   "SAU Region 4 Base Address Register (sau_rbar4)": "0x00000000",
                   "SAU Region 4 Limit Address Register (sau_rlar4)": "0x00000000",
                   "SAU Region 5 Base Address Register (sau_rbar5)": "0x00000000",
                   "SAU Region 5 Limit Address Register (sau_rlar5)": "0x00000000",
                   "SAU Region 6 Base Address Register (sau_rbar6)": "0x00000000",
                   "SAU Region 6 Limit Address Register (sau_rlar6)": "0x00000000",
                   "SAU Region 7 Base Address Register (sau_rbar7)": "0x00000000",
                   "SAU Region 7 Limit Address Register (sau_rlar7)": "0x00000000",
                   "ROM Slave Rule Register 0 (bootrom0_slave_rule0)": "0x00000000",
                   "ROM Memory Rule Register 0 (bootrom0_mem_rule0)": "0x00000000",
                   "ROM Memory Rule Register 1 (bootrom0_mem_rule1)": "0x00000000",
                   "ROM Memory Rule Register 2 (bootrom0_mem_rule2)": "0x00000000",
                   "ROM Memory Rule Register 3 (bootrom0_mem_rule3)": "0x00000000",
                   "Quad/Octal SPI Slave Rule Register 0 (qspi_slave_rule0)": "0x00000000",
                   "Quad/Octal SPI 0 Memory Rule Register 0 (qspi0_mem_rule0)": "0x00000000",
                   "Quad/Octal SPI 0 Memory Rule Register 1 (qspi0_mem_rule1)": "0x00000000",
```

```
                    "Quad/Octal SPI 0 Memory Rule Register 2 (qspi0_mem_rule2)": "0x00000000",
                    "Quad/Octal SPI 0 Memory Rule Register 3 (qspi0_mem_rule3)": "0x00000000",
                    "Quad/Octal SPI 1 Memory Rule Register 0 (qspi1_mem_rule0)": "0x00000000",
                    "Quad/Octal SPI 1 Memory Rule Register 1 (qspi1_mem_rule1)": "0x00000000",
                    "Quad/Octal SPI 1 Memory Rule Register 2 (qspi1_mem_rule2)": "0x00000000",
                    "Quad/Octal SPI 1 Memory Rule Register 3 (qspi1_mem_rule3)": "0x00000000",
                    "Quad/Octal SPI 2 Memory Rule Register 0 (qspi2_mem_rule0)": "0x00000000",
                    "Quad/Octal SPI 2 Memory Rule Register 1 (qspi2_mem_rule1)": "0x00000000",
                    "Quad/Octal SPI 2 Memory Rule Register 2 (qspi2_mem_rule2)": "0x00000000",
                    "Quad/Octal SPI 2 Memory Rule Register 3 (qspi2_mem_rule3)": "0x00000000",
                    "Quad/Octal SPI 3 Memory Rule Register 0 (qspi3_mem_rule0)": "0x00000000",
                    "Quad/Octal SPI 3 Memory Rule Register 1 (qspi3_mem_rule1)": "0x00000000",
                    "Quad/Octal SPI 3 Memory Rule Register 2 (qspi3_mem_rule2)": "0x00000000",
                    "Quad/Octal SPI 3 Memory Rule Register 3 (qspi3_mem_rule3)": "0x00000000",
                    "Quad/Octal SPI 4 Memory Rule Register 0 (qspi4_mem_rule0)": "0x00000000",
                    "Quad/Octal SPI 4 Memory Rule Register 1 (qspi4_mem_rule1)": "0x00000000",
                    "Quad/Octal SPI 4 Memory Rule Register 2 (qspi4_mem_rule2)": "0x00000000",
                    "Quad/Octal SPI 4 Memory Rule Register 3 (qspi4_mem_rule3)": "0x00000000",
                    "RAM0 Slave Rule Register (ram0_slave_rule)": "0x00000000",
                    "RAM00 Memory Rule Register 0 (ram00_mem_rule0)": "0x00000000",
                    "RAM00 Memory Rule Register 1 (ram00_mem_rule1)": "0x00000000",
                    "RAM00 Memory Rule Register 2 (ram00_mem_rule2)": "0x00000000",
                    "RAM00 Memory Rule Register 3 (ram00_mem_rule3)": "0x00000000",
                    "RAM01 Memory Rule Register 0 (ram01_mem_rule0)": "0x00000000",
                    "RAM01 Memory Rule Register 1 (ram01_mem_rule1)": "0x00000000",
                    "RAM01 Memory Rule Register 2 (ram01_mem_rule2)": "0x00000000",
                    "RAM01 Memory Rule Register 3 (ram01_mem_rule3)": "0x00000000",
                    "RAM1 Slave Rule Register (ram1_slave_rule)": "0x00000000",
                    "RAM10 Memory Rule Register 0 (ram10_mem_rule0)": "0x00000000",
                            "RAM10 Memory Rule Register 1 (ram10_mem_rule1)": "0x00000000",
                            "RAM10 Memory Rule Register 2 (ram10_mem_rule2)": "0x00000000",
                            "RAM10 Memory Rule Register 3 (ram10_mem_rule3)": "0x00000000",
                            "RAM11 Memory Rule Register 0 (ram11_mem_rule0)": "0x00000000",
                            "RAM11 Memory Rule Register 1 (ram11_mem_rule1)": "0x00000000",
                            "RAM11 Memory Rule Register 2 (ram11_mem_rule2)": "0x00000000",
                            "RAM11 Memory Rule Register 3 (ram11_mem_rule3)": "0x00000000",
                            "RAM2 Slave Rule Register (ram2_slave_rule)": "0x00000000",
                            "RAM20 Memory Rule Register 0 (ram20_mem_rule0)": "0x00000000",
                            "RAM20 Memory Rule Register 1 (ram20_mem_rule1)": "0x00000000",
                            "RAM20 Memory Rule Register 2 (ram20_mem_rule2)": "0x00000000",
                            "RAM20 Memory Rule Register 3 (ram20_mem_rule3)": "0x00000000",
                            "RAM21 Memory Rule Register 0 (ram21_mem_rule0)": "0x00000000",
                            "RAM21 Memory Rule Register 1 (ram21_mem_rule1)": "0x00000000",
                            "RAM21 Memory Rule Register 2 (ram21_mem_rule2)": "0x00000000",
                            "RAM21 Memory Rule Register 3 (ram21_mem_rule3)": "0x00000000",
                            "RAM22 Memory Rule Register 0 (ram22_mem_rule0)": "0x00000000",
                            "RAM22 Memory Rule Register 1 (ram22_mem_rule1)": "0x00000000",
                            "RAM22 Memory Rule Register 2 (ram22_mem_rule2)": "0x00000000",
                            "RAM22 Memory Rule Register 3 (ram22_mem_rule3)": "0x00000000",
                            "RAM23 Memory Rule Register 0 (ram23_mem_rule0)": "0x00000000",
                            "RAM23 Memory Rule Register 1 (ram23_mem_rule1)": "0x00000000",
                            "RAM23 Memory Rule Register 2 (ram23_mem_rule2)": "0x00000000",
                            "RAM23 Memory Rule Register 3 (ram23_mem_rule3)": "0x00000000",
                            "RAM3 Slave Rule Register (ram3_slave_rule)": "0x00000000",
                            "RAM30 Memory Rule Register 0 (ram30_mem_rule0)": "0x00000000",
                            "RAM30 Memory Rule Register 1 (ram30_mem_rule1)": "0x00000000",
                            "RAM30 Memory Rule Register 2 (ram30_mem_rule2)": "0x00000000",
                            "RAM30 Memory Rule Register 3 (ram30_mem_rule3)": "0x00000000",
                            "RAM31 Memory Rule Register 0 (ram31_mem_rule0)": "0x00000000",
                            "RAM31 Memory Rule Register 1 (ram31_mem_rule1)": "0x00000000",
```

```
                    "RAM31 Memory Rule Register 2 (ram31_mem_rule2)": "0x00000000",
                    "RAM31 Memory Rule Register 3 (ram31_mem_rule3)": "0x00000000",
                    "RAM32 Memory Rule Register 0 (ram32_mem_rule0)": "0x00000000",
                    "RAM32 Memory Rule Register 1 (ram32_mem_rule1)": "0x00000000",
                    "RAM32 Memory Rule Register 2 (ram32_mem_rule2)": "0x00000000",
                    "RAM32 Memory Rule Register 3 (ram32_mem_rule3)": "0x00000000",
                    "RAM33 Memory Rule Register 0 (ram33_mem_rule0)": "0x00000000",
                    "RAM33 Memory Rule Register 1 (ram33_mem_rule1)": "0x00000000",
                    "RAM33 Memory Rule Register 2 (ram33_mem_rule2)": "0x00000000",
                    "RAM33 Memory Rule Register 3 (ram33_mem_rule3)": "0x00000000",
                    "RAM4 Slave Rule Register (ram4_slave_rule)": "0x00000000",
                    "RAM40 Memory Rule Register 0 (ram40_mem_rule0)": "0x00000000",
                    "RAM40 Memory Rule Register 1 (ram40_mem_rule1)": "0x00000000",
                    "RAM40 Memory Rule Register 2 (ram40_mem_rule2)": "0x00000000",
                    "RAM40 Memory Rule Register 3 (ram40_mem_rule3)": "0x00000000",
                    "RAM41 Memory Rule Register 0 (ram41_mem_rule0)": "0x00000000",
                    "RAM41 Memory Rule Register 1 (ram41_mem_rule1)": "0x00000000",
                    "RAM41 Memory Rule Register 2 (ram41_mem_rule2)": "0x00000000",
                    "RAM41 Memory Rule Register 3 (ram41_mem_rule3)": "0x00000000",
                    "RAM42 Memory Rule Register 0 (ram42_mem_rule0)": "0x00000000",
                    "RAM42 Memory Rule Register 1 (ram42_mem_rule1)": "0x00000000",
                    "RAM42 Memory Rule Register 2 (ram42_mem_rule2)": "0x00000000",
                    "RAM42 Memory Rule Register 3 (ram42_mem_rule3)": "0x00000000",
                    "RAM43 Memory Rule Register 0 (ram43_mem_rule0)": "0x00000000",
                    "RAM43 Memory Rule Register 1 (ram43_mem_rule1)": "0x00000000",
                    "RAM43 Memory Rule Register 2 (ram43_mem_rule2)": "0x00000000",
                    "RAM43 Memory Rule Register 3 (ram43_mem_rule3)": "0x00000000",
                    "RAM5 Slave Rule Register (ram5_slave_rule)": "0x00000000",
                    "RAM50 Memory Rule Register 0 (ram50_mem_rule0)": "0x00000000",
                    "RAM50 Memory Rule Register 1 (ram50_mem_rule1)": "0x00000000",
                    "RAM50 Memory Rule Register 2 (ram50_mem_rule2)": "0x00000000",
                    "RAM50 Memory Rule Register 3 (ram50_mem_rule3)": "0x00000000",
                    "RAM51 Memory Rule Register 0 (ram51_mem_rule0)": "0x00000000",
                    "RAM51 Memory Rule Register 1 (ram51_mem_rule1)": "0x00000000",
                    "RAM51 Memory Rule Register 2 (ram51_mem_rule2)": "0x00000000",
                    "RAM51 Memory Rule Register 3 (ram51_mem_rule3)": "0x00000000",
                    "RAM52 Memory Rule Register 0 (ram52_mem_rule0)": "0x00000000",
                    "RAM52 Memory Rule Register 1 (ram52_mem_rule1)": "0x00000000",
                    "RAM52 Memory Rule Register 2 (ram52_mem_rule2)": "0x00000000",
                    "RAM52 Memory Rule Register 3 (ram52_mem_rule3)": "0x00000000",
                    "RAM53 Memory Rule Register 0 (ram53_mem_rule0)": "0x00000000",
                    "RAM53 Memory Rule Register 1 (ram53_mem_rule1)": "0x00000000",
                    "RAM53 Memory Rule Register 2 (ram53_mem_rule2)": "0x00000000",
                    "RAM53 Memory Rule Register 3 (ram53_mem_rule3)": "0x00000000",
                    "RAM6 Slave Rule Register (ram6_slave_rule)": "0x00000000",
                    "RAM60 Memory Rule Register 0 (ram60_mem_rule0)": "0x00000000",
                    "RAM60 Memory Rule Register 1 (ram60_mem_rule1)": "0x00000000",
                    "RAM60 Memory Rule Register 2 (ram60_mem_rule2)": "0x00000000",
                    "RAM60 Memory Rule Register 3 (ram60_mem_rule3)": "0x00000000",
                    "RAM61 Memory Rule Register 0 (ram61_mem_rule0)": "0x00000000",
                    "RAM61 Memory Rule Register 1 (ram61_mem_rule1)": "0x00000000",
                    "RAM61 Memory Rule Register 2 (ram61_mem_rule2)": "0x00000000",
                    "RAM61 Memory Rule Register 3 (ram61_mem_rule3)": "0x00000000",
                    "RAM62 Memory Rule Register 0 (ram62_mem_rule0)": "0x00000000",
                    "RAM62 Memory Rule Register 1 (ram62_mem_rule1)": "0x00000000",
                    "RAM62 Memory Rule Register 2 (ram62_mem_rule2)": "0x00000000",
                    "RAM62 Memory Rule Register 3 (ram62_mem_rule3)": "0x00000000",
                    "RAM63 Memory Rule Register 0 (ram63_mem_rule0)": "0x00000000",
                    "RAM63 Memory Rule Register 1 (ram63_mem_rule1)": "0x00000000",
                    "RAM63 Memory Rule Register 2 (ram63_mem_rule2)": "0x00000000",
```

```
                            "RAM63 Memory Rule Register 3 (ram63_mem_rule3)": "0x00000000",
                            "RAM7 Slave Rule Register (ram7_slave_rule)": "0x00000000",
                            "RAM70 Memory Rule Register 0 (ram70_mem_rule0)": "0x00000000",
                            "RAM70 Memory Rule Register 1 (ram70_mem_rule1)": "0x00000000",
                            "RAM70 Memory Rule Register 2 (ram70_mem_rule2)": "0x00000000",
                            "RAM70 Memory Rule Register 3 (ram70_mem_rule3)": "0x00000000",
                            "RAM71 Memory Rule Register 0 (ram71_mem_rule0)": "0x00000000",
                            "RAM71 Memory Rule Register 1 (ram71_mem_rule1)": "0x00000000",
                            "RAM71 Memory Rule Register 2 (ram71_mem_rule2)": "0x00000000",
                            "RAM71 Memory Rule Register 3 (ram71_mem_rule3)": "0x00000000",
                            "RAM72 Memory Rule Register 0 (ram72_mem_rule0)": "0x00000000",
                            "RAM72 Memory Rule Register 1 (ram72_mem_rule1)": "0x00000000",
                            "RAM72 Memory Rule Register 2 (ram72_mem_rule2)": "0x00000000",
                            "RAM72 Memory Rule Register 3 (ram72_mem_rule3)": "0x00000000",
                            "RAM73 Memory Rule Register 0 (ram73_mem_rule0)": "0x00000000",
                            "RAM73 Memory Rule Register 1 (ram73_mem_rule1)": "0x00000000",
                            "RAM73 Memory Rule Register 2 (ram73_mem_rule2)": "0x00000000",
                            "RAM73 Memory Rule Register 3 (ram73_mem_rule3)": "0x00000000",
                            "RAM8 Slave Rule Register (ram8_slave_rule)": "0x00000000",
                            "RAM80 Memory Rule Register 0 (ram80_mem_rule0)": "0x00000000",
                            "RAM80 Memory Rule Register 1 (ram80_mem_rule1)": "0x00000000",
                            "RAM80 Memory Rule Register 2 (ram80_mem_rule2)": "0x00000000",
                            "RAM80 Memory Rule Register 3 (ram80_mem_rule3)": "0x00000000",
                            "RAM81 Memory Rule Register 0 (ram81_mem_rule0)": "0x00000000",
                            "RAM81 Memory Rule Register 1 (ram81_mem_rule1)": "0x00000000",
                            "RAM81 Memory Rule Register 2 (ram81_mem_rule2)": "0x00000000",
                            "RAM81 Memory Rule Register 3 (ram81_mem_rule3)": "0x00000000",
                            "RAM82 Memory Rule Register 0 (ram82_mem_rule0)": "0x00000000",
                            "RAM82 Memory Rule Register 1 (ram82_mem_rule1)": "0x00000000",
                            "RAM82 Memory Rule Register 2 (ram82_mem_rule2)": "0x00000000",
                            "RAM82 Memory Rule Register 3 (ram82_mem_rule3)": "0x00000000",
                            "RAM83 Memory Rule Register 0 (ram83_mem_rule0)": "0x00000000",
                            "RAM83 Memory Rule Register 1 (ram83_mem_rule1)": "0x00000000",
                            "RAM83 Memory Rule Register 2 (ram83_mem_rule2)": "0x00000000",
                            "RAM83 Memory Rule Register 3 (ram83_mem_rule3)": "0x00000000",
                            "HiFi4 DSP Slave Rule Register (pif_hifi4_x_slave_rule0)": "0x00000000",
                            "HiFi4 DSP Memory Rule Register 0 (pif_hifi4_x_mem_rule0)": "0x00000000",
                            "HiFi4 DSP Memory Rule Register 1 (pif_hifi4_x_mem_rule1)": "0x00000000",
                            "HiFi4 DSP Memory Rule Register 2 (pif_hifi4_x_mem_rule2)": "0x00000000",
                            "HiFi4 DSP Memory Rule Register 3 (pif_hifi4_x_mem_rule3)": "0x00000000",
                            "APB Bridge Slave Rule Register (apb_bridge_slave_rule)": "0x00000000",
                        "APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0)": "0x00000000",
                        "APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1)": "0x00000000",
                        "APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2)": "0x00000000",
                        "APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3)": "0x00000000",
                        "APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0)": "0x00000000",
                        "APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1)": "0x00000000",
                        "APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2)": "0x00000000",
                        "APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3)": "0x00000000",
                        "AHB Peripherals 0 Slave Rule Register (ahb_periph0_slave_rule)": "0x00000000",
                         "AIPS bridge 0 Memory Rule Register (aips_bridge0_slave_rule)": "0x00000000",
                        "AHB Peripherals 1 Slave Rule Register (ahb_periph1_slave_rule)": "0x00000000",
                          "AIPS bridge 1 Slave Rule Register (aips_bridge1_slave_rule)": "0x00000000",
                         "AIPS bridge 1 Memory Rule Register 0 (aips_bridge1_mem_rule0)": "0x00000000",
                         "AIPS bridge 1 Memory Rule Register 1 (aips_bridge1_mem_rule1)": "0x00000000",
                         "AIPS bridge 1 Memory Rule Register 2 (aips_bridge1_mem_rule2)": "0x00000000",
                         "AIPS bridge 1 Memory Rule Register 3 (aips_bridge1_mem_rule3)": "0x00000000",
                        "AHB Peripherals 2 Slave Rule Register (ahb_periph2_slave_rule)": "0x00000000",
                            "AHB Peripherals 2 Security Memory Rule Register
(ahb_periph2_security_mem_rule)": "0x00000000",
```

```
                        "AHB Peripherals 3 Slave Rule Register (ahb_periph3_slave_rule)": "0x00000000",
                            "Secure GPIO Mask Register 0 (sec_gpio_mask0)": "0xffffffff",
                            "Secure GPIO Mask Register 1 (sec_gpio_mask1)": "0xffffffff",
                            "Secure GPIO Mask Register 2 (sec_gpio_mask2)": "0xffffffff",
                            "Secure GPIO Mask Register 3 (sec_gpio_mask3)": "0xffffffff",
                            "Secure GPIO Mask Register 4 (sec_gpio_mask4)": "0xffffffff",
                            "Secure GPIO Mask Register 5 (sec_gpio_mask5)": "0xffffffff",
                            "Secure GPIO Mask Register 6 (sec_gpio_mask6)": "0xffffffff",
                            "Secure GPIO Mask Register 7 (sec_gpio_mask7)": "0xffffffff",
                            "Secure DSP Interrupt Mask Register (sec_hifi4_int_mask)": "0xffffffff",
                            "Secure GPIO Mask Lock Register (sec_gpio_mask_lock)": "0x0000aaaa",
                            "Master Secure Level Register (master_sec_reg)": "0x80000000",
                            "Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)":
"0xbfffffff",
                            "M33 Lock Control Register (m33_lock_reg)": "0x800002aa",
                            "Secure Control Duplicate Register (misc_ctrl_dp_reg)": "0x0000aaaa",
                            "Secure Control Register (misc_ctrl_reg)": "0x0000aaaa",
                            "Miscellaneous TZM settings (misc_tzm_settings)": "0x00000000"
}
}
```


10 Revision history

The following table contains a history of changes made to this user's guide.

Table 28. Revision history

Revision number	Date	Substantive changes
0	09/2015	Initial release
1	04/2016	Kinetis Bootloader v2.0 release
2	05/2018	MCU Bootloader v2.5.0 release
3	09/2018	MCU Bootloader v2.6.0 release
4	10/2018	LPC55S69 updates
5	11/2018	MCU Bootloader v2.7.0 release
6	01/2019	LPC54x0xx updates
7	02/2020	LPC55S1x updates

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 02/2020

Document identifier: MBOOTELFTOSBUG