

## Mask Set Errata for Mask 1N65H

This report applies to mask 1N65H for these products:

- MPC574xP

**Table 1. Mask Specific Information**

major_mask_rev_num	1
minor_mask_rev_num	1
jtag_id	0x19B4501D

**Table 2. Revision History**

Revision	Date	Significant Changes
JUL2023	7/2023	<p>The following errata were added.</p> <ul style="list-style-type: none"> <li>• ERR051698</li> </ul> <p>The following errata were revised.</p> <ul style="list-style-type: none"> <li>• ERR010639</li> </ul>
AUG2021	8/2021	<p>The following errata were added.</p> <ul style="list-style-type: none"> <li>• ERR050130</li> <li>• ERR051036</li> </ul> <p>The following errata were revised.</p> <ul style="list-style-type: none"> <li>• ERR010479</li> <li>• ERR010639</li> <li>• ERR010657</li> </ul>
JUL2019	7/2019	<p>The following errata were added.</p> <ul style="list-style-type: none"> <li>• ERR050049</li> <li>• ERR011116</li> <li>• ERR011060</li> <li>• ERR050079</li> <li>• ERR050119</li> <li>• ERR050129</li> </ul>

*Table continues on the next page...*



**Table 2. Revision History (continued)**

Revision	Date	Significant Changes
		<p>The following errata were revised:</p> <ul style="list-style-type: none"> <li>• ERR010639</li> <li>• ERR006407</li> <li>• ERR008967</li> <li>• ERR007227</li> <li>• ERR007869</li> </ul>
APR2018	4/2018	<p>The following errata were removed:</p> <ul style="list-style-type: none"> <li>• ERR010676</li> </ul> <p>The following errata were added:</p> <ul style="list-style-type: none"> <li>• ERR010900</li> <li>• ERR010436</li> <li>• ERR011027</li> <li>• ERR011073</li> <li>• ERR010875</li> <li>• ERR011049</li> <li>• ERR011198</li> <li>• ERR010720</li> <li>• ERR010530</li> <li>• ERR010644</li> </ul> <p>The following errata were revised:</p> <ul style="list-style-type: none"> <li>• ERR010639</li> <li>• ERR008967</li> </ul>
JAN2017	1/2017	<p>The following errata is now described in the device Reference Manual or Datasheet:</p> <ul style="list-style-type: none"> <li>• ERR007990</li> </ul> <p>The following errata were added:</p> <ul style="list-style-type: none"> <li>• ERR009696</li> <li>• ERR009976</li> <li>• ERR010385</li> <li>• ERR010715</li> <li>• ERR010624</li> <li>• ERR009595</li> <li>• ERR009527</li> <li>• ERR009928</li> <li>• ERR010639</li> <li>• ERR010640</li> <li>• ERR010657</li> <li>• ERR010566</li> <li>• ERR009658</li> <li>• ERR010479</li> <li>• ERR010531</li> <li>• ERR010676</li> </ul> <p>The following errata were revised:</p> <ul style="list-style-type: none"> <li>• ERR008933</li> <li>• ERR007305</li> <li>• ERR007886</li> <li>• ERR008890</li> </ul>

*Table continues on the next page...*

**Table 2. Revision History (continued)**

Revision	Date	Significant Changes
		The following errata was removed: <ul style="list-style-type: none"> <li>• ERR007202</li> </ul>
SEP2015	9/2015	The following errata were added: <ul style="list-style-type: none"> <li>• ERR009426</li> <li>• ERR007202</li> </ul>
APR2015	4/2015	The following errata are now described in the device Reference Manual or Datasheet: <ul style="list-style-type: none"> <li>• ERR007230</li> <li>• ERR007226</li> <li>• ERR008004</li> <li>• ERR007991</li> <li>• ERR007589</li> <li>• ERR007643</li> <li>• ERR007250</li> <li>• ERR007103</li> <li>• ERR007858</li> <li>• ERR006574</li> <li>• ERR006726</li> <li>• ERR007974</li> <li>• ERR008082</li> <li>• ERR007788</li> <li>• ERR008014</li> <li>• ERR007251</li> <li>• ERR007352</li> <li>• ERR006904</li> <li>• ERR008137</li> <li>• ERR007338</li> </ul> The following errata were added: <ul style="list-style-type: none"> <li>• ERR007274</li> <li>• ERR008967</li> <li>• ERR008770</li> <li>• ERR008228</li> <li>• ERR008747</li> <li>• ERR008970</li> <li>• ERR008890</li> <li>• ERR009061</li> <li>• ERR008891</li> <li>• ERR008804</li> <li>• ERR008714</li> <li>• ERR008683</li> <li>• ERR008634</li> <li>• ERR008614</li> <li>• ERR008730</li> <li>• ERR008933</li> </ul> The following errata were revised: <ul style="list-style-type: none"> <li>• ERR007227</li> <li>• ERR008042</li> </ul>
DEC2013	12/2013	Initial revision

**Table 3. Errata and Information Summary**

Erratum ID	Erratum Title
<a href="#">ERR006358</a>	ENET: Write to Transmit Descriptor Active Register (ENET_TDAR) is ignored
<a href="#">ERR006407</a>	e200zx: Circular Addressing issue on LSP Load/Store instructions, and zcircinc instruction
<a href="#">ERR006802</a>	eTimer: Extra input capture events can set unwanted DMA requests
<a href="#">ERR006966</a>	eDMA: Possible misbehavior of a preempted channel when using continuous link mode
<a href="#">ERR007013</a>	LINFlexD: Auto synchronization functionality does not work as intended
<a href="#">ERR007099</a>	FCCU: Error pin signal length is not extended when the next enabled fault, with its alarm timeout disabled, occurs
<a href="#">ERR007139</a>	SSCM: The SSCM can incorrectly detect a configuration error
<a href="#">ERR007181</a>	ADC: Threshold low violation is undetected in step 0 of self test algorithm C
<a href="#">ERR007204</a>	SENT: Number of Expected Edges Error status flag spuriously set when operating with Option 1 of the Successive Calibration Check method
<a href="#">ERR007227</a>	FCCU: FCCU Output Supervision Unit (FOSU) will not monitor faults enabled while already pending
<a href="#">ERR007236</a>	XBIC: XBIC may trigger false FCCU alarm
<a href="#">ERR007259</a>	e200zx: ICNT and branch history information may be incorrect following a nexus overflow
<a href="#">ERR007274</a>	LINFlexD: Consecutive headers received by LIN Slave triggers the LIN FSM to an unexpected state
<a href="#">ERR007305</a>	e200zx: JTAG reads of the Performance Monitor Counter registers are not reliable
<a href="#">ERR007404</a>	SENT: Message overflow in SENT Receiver can lead to stall condition in the MCU
<a href="#">ERR007425</a>	SENT: Unexpected NUM_EDGES_ERR error in certain conditions when message has a pause pulse
<a href="#">ERR007591</a>	RGM: Possible MC_RGM_FERD and MC_RGM_DERD register corruption
<a href="#">ERR007638</a>	FCCU: Unsuccessful decorated storage access may cause erroneous signaling of FCCU Channel NCF[39]
<a href="#">ERR007682</a>	ADC: DNL performance is marginal around -1
<a href="#">ERR007869</a>	FCCU: FOSU monitoring of a fault is blocked for second or later occurrence of the same fault
<a href="#">ERR007886</a>	SENT: Jitter tolerance is limited to 10% of the utick time
<a href="#">ERR007965</a>	ADC: Dynamic performance parameters ENOB and THD below data sheet value for Fin=125 KHz
<a href="#">ERR007989</a>	FLASH: Reading while Erasing, causing ECC Double Bit Error
<a href="#">ERR008013</a>	MPC574xP: RMII_CLK can not be output to external pin
<a href="#">ERR008042</a>	FCCU: EOUT signals are active, even when error out signaling is disabled
<a href="#">ERR008049</a>	MPC574xP: Current injection causes leakage path across the LFAST LVDS pins
<a href="#">ERR008128</a>	LBIST: LBIST of the flash may leave flash in an unknown state and stress flash bit cells
<a href="#">ERR008135</a>	ADC: Dynamic performance parameters ENOB and SINAD are below data sheet value for shared ADC channels in the MAPBGA package for Fin=125 KHz at 3.3V reference
<a href="#">ERR008228</a>	MC_ME: Wakeup from STOP mode may lead to a system hang scenario
<a href="#">ERR009426</a>	IRCOSC: MCU may not exit reset due to IRCOSC not starting
<a href="#">ERR008614</a>	PMC: In internal regulation mode device can get stuck in reset and drive 1.2V out of specification for certain 3.3V ramp rates or after a brownout on the 3.3V rail

*Table continues on the next page...*

**Table 3. Errata and Information Summary (continued)**

Erratum ID	Erratum Title
<a href="#">ERR008634</a>	SAR_ADC: Conversions may fail if Pre-Sampling is enabled
<a href="#">ERR008683</a>	TSENS: Temperature sensor status output bits in PMC_ESR_TD register shows indeterminate behavior
<a href="#">ERR008714</a>	ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results
<a href="#">ERR008730</a>	XBIC: XBIC may store incorrect fault information when a fault occurs
<a href="#">ERR008747</a>	PAD_RING: Vih values do not match datasheet
<a href="#">ERR008770</a>	FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled
<a href="#">ERR008804</a>	ADC: Setting the DMA request to be cleared on read of data registers does not work
<a href="#">ERR008890</a>	PCM: (MPC574xP) Certain master accesses can stall when uncorrectable ECC errors are received from a slave
<a href="#">ERR008891</a>	FLASH: (MPC574xP) Address Encode False Report (MCR[AEE] and possible FCCU channels)
<a href="#">ERR008933</a>	LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set
<a href="#">ERR008967</a>	TSENS: (MPC5744P) Temperature sensor flag glitch during power up
<a href="#">ERR008970</a>	LINFlexD: Spurious bit error in extended frame mode may cause an incorrect Idle State
<a href="#">ERR009061</a>	ADC: ADC operations may not work when ADC_MCR[ADCLKSEL] = 0
<a href="#">ERR009527</a>	FlexCAN: The transmission abort mechanism may not work properly
<a href="#">ERR009595</a>	FlexCAN: Corrupted frame possible if Freeze Mode or Low Power Mode are entered during a Bus-Off state
<a href="#">ERR009658</a>	SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event
<a href="#">ERR009696</a>	DEBUG: Nexus trace messages may be corrupt when transferred to the debugger via the Aurora interface
<a href="#">ERR009928</a>	FlexPWM: Half cycle automatic fault clearing does not work in PWM submodule 0 under some conditions
<a href="#">ERR009976</a>	DSPI: Incorrect data received by master with Modified transfer format enabled when using Continuous serial communication clock mode
<a href="#">ERR010385</a>	e200z4: Incorrect branch displacement at 16K memory boundaries
<a href="#">ERR010436</a>	ZipWire: SIPI can have only one initiator with one outstanding write frame at time
<a href="#">ERR010479</a>	NPC: Nexus enable required for mode changes when a debugger is attached
<a href="#">ERR010530</a>	STCU2: The self-test watchdog timer will time out if startup self-test is performed after an shutdown self-test followed by long external reset
<a href="#">ERR010531</a>	STCU2: Unexpected STCU self-test timeout can occur when a short sequence for external reset is triggered during execution of shutdown self-test
<a href="#">ERR010566</a>	PMC: Register Reset value of Reset Event Enable 0 Register (PMC_REE_0) gets disabled and Register Reset value of Reset Event Selection 0 Register (PMC_RES_0) gets functional reset after SSCM test flash DCF loading when there is no DCF records programmed.
<a href="#">ERR010624</a>	FCCU: FOSU may assert destructive reset when a hardware recoverable fault of width less than one safe clock period occurs
<a href="#">ERR010639</a>	MC_CGM: Auxiliary clock dividers get stuck if programmed to divide by 2 and a reset occurs during operation

*Table continues on the next page...*

**Table 3. Errata and Information Summary (continued)**

Erratum ID	Erratum Title
<a href="#">ERR010640</a>	MC_CGM: The device can behave unpredictably, including possible overclocking on the PBRIDGE0/1_CLK domain if its divider is configured to divide by 2, when a reset occurs during a system clock switch to any PLL.
<a href="#">ERR010644</a>	NAL: Trace connections to the device are lost if a device reset occurs
<a href="#">ERR010657</a>	PMC: Low Voltage Detect (LVD) self test may incorrectly indicate a self test fail if the supply is out with its operating range during power up
<a href="#">ERR010715</a>	eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.
<a href="#">ERR010720</a>	Non-monotonic, noisy or slow ramping low voltage supply during device bring up would lead to LVD event and reset looping. This reset looping could bring up the device in misconfigured state.
<a href="#">ERR010875</a>	PMC: The temperature sensor flag can be set incorrectly.
<a href="#">ERR010900</a>	FCCU: False indication of a fault state for a single safe clock period can be generated on the error output pin
<a href="#">ERR011027</a>	STCU2: Startup/Shutdown Self-Test can fail because the reset reaction on LVD/HVD is masked during LBIST self-test execution
<a href="#">ERR011049</a>	STCU2: STCU watchdog timer timeouts due to supply excursions
<a href="#">ERR011060</a>	PMC: Destructive reset can be triggered by the false temperature sensor event caused by the Shutdown Self-test reset
<a href="#">ERR011073</a>	MC_CGM: The system clock divider can become stuck which leads to the unpredictable device behavior
<a href="#">ERR011116</a>	PMC: A destructive or functional reset source during PMC Self-test may cause false LVD/HVD event
<a href="#">ERR011198</a>	MC_CGM: HALFSYS_CLK clock divider can be stuck in divide by one when shutdown self-test is aborted by external reset which impact the LINFlexD, DMA, SIPI and ENET module functionality along with the Read and Writes to SRAM.
<a href="#">ERR050049</a>	SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDED [PDED] field description
<a href="#">ERR050079</a>	CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit
<a href="#">ERR050119</a>	FlexRay: Disabling of FlexRay Message Buffer during the STARTUP Protocol State takes longer than expected three Slots
<a href="#">ERR050129</a>	PMC: VDD_LV_CORE is close to the Cold LVD threshold during the device startup
<a href="#">ERR050130</a>	PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode
<a href="#">ERR051036</a>	FlexCAN: Dedicated Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used
<a href="#">ERR051698</a>	CTU : Double buffer reload mechanism is blocked when master reload pulse is not generated by Software

## **ERR006358: ENET: Write to Transmit Descriptor Active Register (ENET\_TDAR) is ignored**

**Description:** If the ready bit in the transmit buffer descriptor (TxBD[R]) is previously detected as not set during a prior frame transmission, then the ENET\_TDAR[TDAR] bit is cleared at a later time, even if additional TxBDs were added to the ring and the ENET\_TDAR[TDAR] bit is set. This results in frames not being transmitted until there is a 0-to-1 transition on ENET\_TDAR[TDAR].

**Workaround:** Code can use the transmit frame interrupt flag (ENET\_EIR[TXF]) as a method to detect whether the ENET has completed transmission and the ENET\_TDAR[TDAR] has been cleared. If ENET\_TDAR[TDAR] is detected as cleared when packets are queued and waiting for transmit, then a write to the TDAR bit will restart TxBD processing.

## **ERR006407: e200zx: Circular Addressing issue on LSP Load/Store instructions, and zcircinc instruction**

**Description:** The circular addressing mode of the e200zx Lightweight Signal Processing (LSP) Auxiliary Processing Unit for the circular increment instruction (zcircinc) and Load/Store instructions that use the modify form addressing mode (zl\*mx, zs\*mx) do not wrap properly in some cases when using positive offset.

**Workaround:** Use one of the following options to workaround the issue.

1. Always use negative offset with these instructions;

or

2. For a small buffer size of 1, 2, 3, or 4 double-words (8,16,24, or 32 bytes), a positive offset can be emulated by using a negative offset value equal to the “desired\_positive\_offset - buffer length in bytes”. An example for a buffer length of 2 double-words with a desired offset of 2 bytes, an offset of  $2-16=-14$  can be used;

or

3. Use ODD index and EVEN positive offset greater than 1.

## **ERR006802: eTimer: Extra input capture events can set unwanted DMA requests**

**Description:** When using the DMA to read the eTimer channel capture registers (ETIMER\_CHn\_CAPTn) and the DMA has completed its programmed number of transfers an extra input capture event will set the eTimers input capture flag bit in the status register (ETIMER\_CHn\_STS[ICFn]) and also set the internal DMA request signal. While the input capture flag status bits (ICFn) can be cleared by writing a 1 to their bit positions the DMA request can only be cleared by the DMA done signal. This means that when a new DMA transfer is programmed the eTimer will request a DMA read with possibly unwanted data.

This behavior occurs once the DMA requests are disabled on the side of eDMA (DMA\_ERQ[ERQn] = 0), but are still enabled in eTimer (ETIMER\_CHn\_INTDMA[ICFnDE] = 1), and the active edge is detected

**Workaround:** In cases where extra eTimer input capture events might occur the following procedure can be used to prevent unwanted DMA read requests:

1. Upon completion of the DMA transfer, disable the DMA requests by clearing the ETIMER\_CHn\_INTDMA[ICFnDE] bits.
2. If ETIMER\_CHn\_STS[ICFn] bits are clear then there are no extra input capture events and the eTimer is ready for further operation.
3. If the ICFn bits are set then read the ETIMER\_CHn\_CAPTn registers until the ETIMER\_CHn\_CTRL3[CnFCNT] fields are both 0 indicating the the capture FIFO's are empty. Then write a 1 to the ICFn bits to clear them. Next, create a dummy DMA read transfer to read the CAPTn registers. The DMA done signal will clear any pending DMA request.

**ERR006966: eDMA: Possible misbehavior of a preempted channel when using continuous link mode**

**Description:** When using Direct Memory Access (DMA) continuous link mode Control Register Continuous Link Mode (DMA\_CR[CLM]) = 1 with a high priority channel linking to itself, if the high priority channel preempts a lower priority channel on the cycle before its last read/write sequence, the counters for the preempted channel (the lower priority channel) are corrupted. When the preempted channel is restored, it continues to transfer data past its “done” point (that is the byte transfer counter wraps past zero and it transfers more data than indicated by the byte transfer count (NBYTES)) instead of performing a single read/write sequence and retiring.

The preempting channel (the higher priority channel) will execute as expected.

**Workaround:** Disable continuous link mode (DMA\_CR[CLM]=0) if a high priority channel is using minor loop channel linking to itself and preemption is enabled. The second activation of the preempting channel will experience the normal startup latency (one read/write sequence + startup) instead of the shortened latency (startup only) provided by continuous link mode.

**ERR007013: LINFlexD: Auto synchronization functionality does not work as intended**

**Description:** When the Local Interconnect Network module (LINFlexD) is configured in LIN slave mode with the LIN Auto-synchronization Enable bit in LIN Control Register 1 (LINCR1[LASE]) set, once the auto-synchronization is complete during the header reception, the ‘autosync\_comp’ bit of the LIN Status Register (LINSR[autosync\_comp]) register is cleared in the subsequent clock cycle after being asserted. User software can not poll the autosync\_comp bit to detect whether auto synchronization is complete.

**Workaround:** During reception of header, check the completion of Auto-synchronization by reading a value of ‘6’ in the LIN state bits of LINSR (LINSR[LINS]).

**ERR007099: FCCU: Error pin signal length is not extended when the next enabled fault, with its alarm timeout disabled, occurs**

**Description:** In the Fault Collection and Control Unit (FCCU), when the following conditions are met:

- two faults occur
- the second fault arrives with a delay (T\_delay) from the first error
- the second fault has its alarm timeout disabled
- T\_delay is lower than the FCCU error pin minimum active time (T\_min, defined in the Delta T register (FCCU\_DELTA\_T))



Then the error output signal is not extended and its duration is only  $T_{min}$ , if the faults are cleared before the timer expires.

The expected behavior is to have the error output signal duration of  $T_{min} + T_{delay}$ , if the faults are cleared before the timer expires.

**Workaround:** Take into account that the error out signal duration will only be  $T_{min}$ , if the faults are cleared before the timer expires.

The timer count is meaningful only when the Error pin is driven low, which can be checked by reading the pin status `FCCU_STAT[ESTAT]`.

### **ERR007139: SSCM: The SSCM can incorrectly detect a configuration error**

**Description:** The System Status and Configuration Module's System Status register's Configuration Error bit (`SSCM_STATUS.CER`) indicates that the SSCM has detected an error during reset while loading Device Configuration Format (DCF) records from flash. This bit can get incorrectly set in a rare event when SSCM is scanning flash for DCF records and finds a stop record and a functional reset occurs at the same time. This will cause the SSCM to initiate a DCF transfer to a non-existent DCF client resulting in a DCF transfer error which sets the `SSCM_STATUS.CER` bit.

**Workaround:** When coming out of reset if the `SSCM_STATUS.CER` bit is set and the Functional Event Status Register in the Reset Generation Module (`MC_RGM_FES`) is non zero then it could be a false indication that a configuration error has occurred. Clear the `SSCM_STATUS.CER` bit and the `MC_RGM_FES` register and issue software destructive reset to reload the DCF records. To execute a software destructive reset initiate a mode transition through the Mode Entry Module (`MC_ME`). This is done by writing 0b1111 to the Target Mode bits of the Mode Control Register (`MC_ME_MCTL.TARGET_MODE`). This is a two step process as this register is protected and requires a special sequence to modify the Target Mode bits.

```
MC_MC.MCTL.R = 0xF0005AF0
```

```
MC_MC.MCTL.R = 0xF000A50F
```

### **ERR007181: ADC: Threshold low violation is undetected in step 0 of self test algorithm C**

**Description:** If self-test is enabled (in scan or one-shot mode) the SAR ADC runs additional conversions for self-test at the end of a normal conversion chain. Various events like end of conversion, end of the self test algorithm, and violation of a threshold at any step of any algorithm can be captured during self-test execution. Step 0 of the algorithm C self-test does not generate an error when the conversion result for the step goes below the low threshold value programmed in the Self-Test Analog Watchdog Register 4, `ADC_STAW4R[THRL]`

**Workaround:** The workaround is different depending on whether you are using one-shot mode or scan mode. If the user is using one-shot mode they can either avoid executing step 0 of algorithm C or execute it knowing they won't be notified of a low threshold violation. If they need to execute step 0 and catch any low threshold violations then the below interrupt based workaround should be implemented. If the user is using scan mode and they need to catch any low threshold violations of step 0 of algorithm C then also the following interrupt based workaround should be implemented.

The following setup needs to be done during ADC initialization if using one-shot mode.

1. Enable analog watchdog for step 0 of algorithm C, STAW4R[AWDE] = 1b.
2. Enable end-of-conversion interrupt for self test, ADC\_STCR2[MSKST\_EOC] = 1b.
3. Disable end-of-algorithm interrupt for algorithm C, ADC\_STCR2[MSKWDG\_EOA\_C] = 0b.
4. Disable watchdog timer for algorithm C, ADC\_STCR2[MSKWDSEERR] = 0b.

The following setup needs to be done during ADC initialization if using scan mode.

1. Enable analog watchdog for step 0 of Algorithm C, STAW4R[AWDE] = 1b.
2. Disable end-of-conversion interrupt for self test, ADC\_STCR2[MSKST\_EOC] = 0b.
3. Enable end-of-algorithm interrupt for algorithm C, ADC\_STCR2[MSKWDG\_EOA\_C] = 1b.
4. Enable watchdog timer for algorithm C, ADC\_STCR2[MSKWDSEERR] = 1b.

The following processing is to be used for either one-shot or scan mode upon generation of an interrupt.

1. Check the interrupt type by reading the Self Test Status Register (ADC\_STSR1).
2. If the interrupt is for end-of-algorithm C (ADC\_STSR1[WDG\_EOA\_C]=1b) then do the following:
  - a. Clear the interrupt by writing 1b to it, ADC\_STSR1[WDG\_EOA\_C] = 1b
  - b. Enable self-test end-of-conversion interrupt in the Self Test Configuration Register 2 (ADC\_STCR2[MSKST\_EOC]=1b)
  - c. Clear self-test data register (ADC\_STDR1) by reading it; this will un-block the loading of data on it for subsequent self test conversion
3. If the interrupt is for self-test end-of-conversion (ADC\_STSR1[ST\_EOC]) then do following:
  - a. Clear the interrupt by writing 1b to it, ADC\_STSR1[ST\_EOC]=1b
  - b. If scan mode, disable end-of-conversion interrupt for self test (ADC\_STCR2[MSKST\_EOC]=0b)
  - c. Read conversion data from data register ADC\_STDR1[TCDATA] and low threshold of step 0 of algorithm C from ADC\_STAW4R[THRL]
  - d. Check if the data is negative and violates the threshold value. The MSB of ADC\_STDR1[TCDATA] is the sign bit for the data value.

If it is 1b then the data is negative. The threshold is always negative and if the data falls below it then there is a violation.

ADC\_STDR1[20]=1b && (ADC\_STDR1[TCDATA] < ADC\_STAW4R[THRL])

- e. If above condition is true then flag an error to the respective process to handle error scenarios.

There are some limitations to this workaround. This works with 4 or more channels in a chain. It is observed that with minimal load the processor can handle the ISR in ~2.8 uS of generation of interrupt. The user must observe for sufficient gap between assertion of EOA\_C (End of C-Algorithm interrupt) followed by first EOC (End of conversion) for self test conversion. This gap is defined by the chain length (1 channel = ~1 uS) or the baud rate of self test. The gap must be 4 uS or more depending on load on processor and ISR. If the step is missed it may produce false alarm for any next step(s).

## **ERR007204: SENT: Number of Expected Edges Error status flag spuriously set when operating with Option 1 of the Successive Calibration Check method**

**Description:** When configuring the Single Edge Nibble Transmission (SENT) Receiver (SRX) to receive message with the Option 1 of the successive calibration pulse check method (CHn\_CONFIG[SUCC\_CAL\_CHK] = 1), the number of expected edges error (CHn\_STATUS[NUM[EDGES\_ERR]) gets randomly asserted. Option 2 is not affected as the number of expected edges are not checked in this mode.

The error occurs randomly when the channel input (on the MCU pin) goes from idle to toggling of the calibration pulse.

Note: The Successive Calibration Pulse Check Method Option 1 and Option 2 are defined as follows:

Option 2 : Low Latency Option per SAE specification

Option 1 : Preferred but High Latency Option per SAE specification

**Workaround:** To avoid getting the error, the sensor should be enabled first (by the MCU software) and when it starts sending messages, the SENT module should be enabled in the SENT Global Control register (by making GBL\_CTRL[SENT\_EN] = 1). The delay in start of the two can be controlled by counting a fixed delay in software between enabling the sensor and enabling the SENT module. The first message will not be received but subsequent messages will get received and there will be no false assertions of the number of expected edges error status bit (CHn\_STATUS[NUM[EDGES\_ERR]).

Alternatively, software can count the period from SENT enable (GBL\_CTRL[SENT\_EN] = 1) to the first expected calibration pulse. If the number of expected edges error status bit (CHn\_STATUS[NUM[EDGES\_ERR]) is asserted, software can simply clear it as there have no messages which have been completely received.

Alternatively, the software can clear this bit at the start and move ahead. When pause pulse is enabled, then NUM\_EDGES will not assert spuriously for subsequent messages which do not have errors in them or cause overflows.

## **ERR007227: FCCU: FCCU Output Supervision Unit (FOSU) will not monitor faults enabled while already pending**

**Description:** The Fault Collection and Control Unit (FCCU) Output Supervision Unit (FOSU) will not monitor the FCCU reaction to fault inputs that are enabled with an already pending notification. The FOSU monitoring is triggered by an edge from a fault input. The edge detection will be blocked in following cases:

- 1) When a fault input occurs before it is enabled in the FCCU.
- 2) When a fault input is enabled in the FCCU and a fault occurs in the CONFIG state.

FOSU edge detection remains blocked until it gets initialized by a FCCU reaction or a destructive reset.

**Workaround:** Case 1: Before enabling a fault, check if any fault is pending in the corresponding Noncritical Fault Status Register (FCCU\_NCF\_Sx). If it is any pending, implement one of the workarounds below. Regardless of whether or not the faults are pending and after implementing the workaround (if necessary) subsequently enabling the desired fault will require entering CONFIG mode where it is possible to have Case 2 occur. So proceed to Case 2 handling next.

Case 2: Any time FCCU CONFIG mode is entered for any reason, check for pending faults immediately after exiting CONFIG mode. If any fault is pending, implement one of the workarounds below.

Workaround 1: Generate interrupt FCCU reaction by any fault to recover FOSU monitoring of the pending faults using the Noncritical Fake Fault register (FCCU\_NCFE)

Workaround 2: Generate a destructive reset.

Caveat: If the fault in question is found to be pending immediately after reset, then workaround 2 is ineffective and workaround 1 must be employed.

### **ERR007236: XBIC: XBIC may trigger false FCCU alarm**

**Description:** The Crossbar Integrity Checker (XBIC) will incorrectly signal a fault alarm when a system bus request results in a bus error termination from a crossbar client. The Fault Correction and Collection Unit (FCCU) alarm number corresponding to the XBIC will be signaled.

**Workaround:** Software should handle faults on FCCU alarm corresponding to the XBIC in case of a system bus error.

### **ERR007259: e200zx: ICNT and branch history information may be incorrect following a nexus overflow**

**Description:** If an internal Nexus message queue over-flow occurs when the e200zx core is running in branch history mode (Branch Method bit [BTM] in the Development Control register 1 [DC1] is set [1]), the instruction Count (ICNT) and branch history (HIST) information in the first program trace message following the Program Correlation message caused by an over-flow of the internal trace buffers, will contain incorrect ICNT and HIST information.

This can also occur following an overflow of the internal Nexus message queues in the traditional branch mode (BTM in the DC1 is cleared [0]). Traditional branch mode Nexus messages do not include HIST information, since all branches generate a trace message.

**Workaround:** There are two methods for dealing with this situation.

1) Avoid overflows of the Nexus internal FIFOs by reducing the amount of trace data being generated by limiting the range of the trace area by utilizing watchpoint enabled trace windows or by disabling unneeded trace information, or by utilizing the stall feature of the cores.

2) After receiving an overflow ERROR message in Branch History mode, the ICNT and HIST information from the first Program Trace Synchronization message and the next Program Trace message with a relative address should be discarded. The address information is correct, however, the ICNT and previous branch history are not correct. All subsequent messages will be correct.

In traditional branch mode, the ICNT information should be discarded from the Program Trace Sync message and the next direct branch message.

## **ERR007274: LINFlexD: Consecutive headers received by LIN Slave triggers the LIN FSM to an unexpected state**

**Description:** As per the Local Interconnect Network (LIN) specification, the processing of one frame should be aborted by the detection of a new header sequence and the LIN Finite State Machine (FSM) should move to the protected identifier (PID) state. In the PID state, the LIN FSM waits for the detection of an eight bit frame identifier value.

In LINFlexD, if the LIN Slave receives a new header instead of data response corresponding to a previous header received, it triggers a framing error during the new header's reception and returns to IDLE state.

**Workaround:** The following three steps should be followed -

- 1) Configure slave to Set the MODE bit in the LIN Time-Out Control Status Register (LINTCSR[MODE]) to '0'.
- 2) Configure slave to Set Idle on Timeout in the LINTCSR[IOT] register to '1'. This causes the LIN Slave to go to an IDLE state before the next header arrives, which will be accepted without any framing error.
- 3) Configure master to wait for Frame maximum time (T Frame\_Maximum as per LIN specifications) before sending the next header.

Note:

$T_{Header\_Nominal} = 34 * T_{Bit}$

$T_{Response\_Nominal} = 10 * (N_{Data} + 1) * T_{Bit}$

$T_{Header\_Maximum} = 1.4 * T_{Header\_Nominal}$

$T_{Response\_Maximum} = 1.4 * T_{Response\_Nominal}$

$T_{Frame\_Maximum} = T_{Header\_Maximum} + T_{Response\_Maximum}$

where TBit is the nominal time required to transmit a bit and NData is number of bits sent.

## **ERR007305: e200zx: JTAG reads of the Performance Monitor Counter registers are not reliable**

**Description:** Reads of the Performance Monitor Counter (PMC0, PMC1, PMC2, and PMC3) registers through the IEEE 1149.1 or IEEE 1149.7 (JTAG) interfaces may return occasional corrupted values.

**Workaround:** To ensure proper performance monitor counter data at all times, software can be modified to periodically read the PMCx values and store them into memory. JTAG accesses could then be used to read the latest values from memory using Nexus Read/Write Access or the tool could enable Nexus data trace for the stored locations for the information to be transmitted through the Nexus Trace port.

## ERR007404: SENT: Message overflow in SENT Receiver can lead to stall condition in the MCU

**Description:** Under certain conditions, the Single Edge Nibble Transmission (SENT) Receiver (SRX) stalls and the Fast Message Data Ready bit for the SENT channel (FMSG\_RDY[F\_RDYn]) will no longer get set to indicate that a fast message is available. Reads of any of the fast message registers by the MCU core will stall and not complete. The registers affected are:

Register	Register Name
DMA_FMSG_DATA	Direct Memory Access (DMA) Fast Message Data Read Register
DMA_FMSG_CRC	DMA Fast Message Cyclic Redundancy Check Register
DMA_FMSG_TS	DMA Fast Message Time-stamp Register
CHn_FMSG_DATA	Channel Fast Message Data Read Register
CHn_FMSG_CRC	Channel Cyclic Redundancy Check Register
CHn_FMSG_TS	Channel Fast Message Time-stamp Register

A stall may occur if an overflow status condition is detected in the SENT Receiver Channel Status register (CHn\_STATUS[FMSG\_OFLW] = 1).

The overflow occurs when two messages are allowed to queue in the internal buffers of the SENT Receiver.

**Workaround:** Software should ensure that SENT message overflow does not occur.

If interrupts are used (when the Enable FDMA (FDMA\_EN) bit of Fast Message DMA Control Register (SRX\_FDMA\_CTRL) is set to 0) to read the SENT messages, the interrupt for data reception should be enabled by setting Enable for Fast Message Ready Interrupt (FRDY\_IE[n]) bit of Fast Message Ready Interrupt Control Register (SRX\_FRDY\_IE) for every channel n and the interrupt priority should be such that the software is able to read the message before the next message arrives.

When using eDMA access to access the SENT (when the Enable FDMA (FDMA\_EN) bit of Fast Message DMA Control Register (SRX\_FDMA\_CTRL) is set to 1), the DMA request from SENT should be serviced before the next message arrives.

The minimum duration between the reception of two consecutive messages in one channel is 92 times the utick length (time).

If the stall occurs, a reset will be required to clear the stall condition. A Software Watchdog Timer (SWT) should be enabled to force a reset of the MCU if the device becomes stalled.

## ERR007425: SENT: Unexpected NUM\_EDGES\_ERR error in certain conditions when message has a pause pulse

**Description:** When the Single Edge Nibble Transmission (SENT) Receiver (SRX) is configured to receive a pause pulse (Channel 'n' Configuration Register – CHn\_CONFIG[PAUSE\_EN] = 1) the NUM\_EDGES error can get asserted spuriously (Channel 'n' Status Register – CHn\_STATUS(NUM\_EDGES\_ERR) = 1) when there is any diagnostic error (other than number of expected edges error) or overflow in the incoming messages from the sensor.

**Workaround:** Software can distinguish a spurious NUM\_EDGES\_ERR error from a real one by monitoring other error bits. The following tables will help distinguish between a false and real assertion of NUM\_EDGES\_ERR error and other errors. Software should handle the first error detected as per application needs and other bits can be evaluated based on these tables. The additional error may appear in the very next SENT frame. Table 1 contains information due to erratum behavior. Table 2 contains clarification of normal NUM\_EDGES\_ERR behavior.

**Table 1. Erratum behavior of NUM\_EDGES\_ERR**

First Error Detected	Other error bits asserted	Cause for extra error bits getting asserted	Action
NIB_VAL_ERR	NUM_EDGES_ERR asserted twice	Upon detection of the first error, the state machine goes into a state where it waits for a calibration pulse, the first NUM_EDGES_ERR error is for the current message as the state machine does not detect an end of message. The second error comes when both the Pause pulse and the Calibration pulse are seen as back to back calibration pulses and no edges in between.	Ignore both NUM_EDGES_ERR error
FMSG_CRC_ERR	NUM_EDGES_ERR asserted twice	Same as NIB_VAL_ERR.	Ignore both NUM_EDGES_ERR errors
CAL_LEN_ERR	NUM_EDGES_ERR asserted once	Since the calibration pulse is not detected as a valid calibration pulse, the internal edges counter does not detect the end of one message and start of bad message (which has CAL_LEN_ERR); hence the NUM_EDGES_ERR gets asserted.	Ignore NUM_EDGES_ERR error
FMSG_OFLW	NUM_EDGES_ERR asserted once (random occurrence)	A message buffer overflow may lead the state machine to enter a state where it waits for a calibration pulse (behavior also seen in ERR007404). When in this state, the state machine can detect both a Pause pulse and a Calibration pulse as back to back calibration pulses and no edges in between. Then, the NUM_EDGES_ERR can	Ignore NUM_EDGES_ERR error

		get asserted. Since entry into this state is random, the error can be seen occasionally.	
--	--	------------------------------------------------------------------------------------------	--

**Table 2. Expected behavior, clarification of NUM\_EDGES\_ERR cases**

First Error Detected	Other error bits asserted	Cause for extra error bits getting asserted	Action
NUM_EDGES_ERR (when edges are less than expected)	NIB_VAL_ERR is asserted	When the actual number of edges in the message are less than expected, then a pause pulse gets detected as a nibble since the state machine expects nibbles when actually there is a pause pulse present. This generates NIB_VAL_ERR.	Ignore the NIB_VAL_ERR
NUM_EDGES_ERR (when edges are more than expected)	NIB_VAL_ERR and PP_DIAG_ERR are asserted	When the actual number of edges in a message are more than expected, then after receiving the programmed number of data nibbles, the state machine expects a pause pulse. However, the pause pulse comes later and gets detected as a nibble and hence NIB_VAL_ERR is asserted. Since the message length is not correct, PP_DIAG_ERR is also asserted.	Ignore NIB_VAL_ERR and PP_DIAG_ERR

**ERR007591: RGM: Possible MC\_RGM\_FERD and MC\_RGM\_DERD register corruption**

**Description:** It is possible that when writing either the Reset Generation Module's (RGM) Functional Event Reset Disable Register (MC\_RGM\_FERD) or Destructive Event Reset Disable Register (MC\_RGM\_DERD) and a functional reset occurs during the same clock cycle as the write the contents of these registers may be corrupted.

**Workaround:** Every write to MC\_RGM\_FERD and MC\_RGM\_DERD should be followed by a read-back of the contents of these registers and checked against the expected value. In case of a mismatch a software destructive reset should be issued.



## **ERR007638: FCCU: Unsuccessful decorated storage access may cause erroneous signaling of FCCU Channel NCF[39]**

**Description:** In rare conditions, a decorated memory reference targeting the system RAM may interfere with the Decorated Storage Memory Controller (DSMC) safety monitor. The result is an erroneous signalling of NCF[39] in the Fault Collection and Control Unit (FCCU). This will only occur if the decorated memory reference is unsuccessful due to either an illegal decoration encoding or a non-correctable Error Correction Code (ECC) event. Although this usually coincides with an exception taken by the core, no exact procedure is known to detect an erroneous signalling of NCF[39].

**Workaround:** No special workaround required. Software should handle any fault according to the chosen fault reaction for this channel.

## **ERR007682: ADC: DNL performance is marginal around -1**

**Description:** The 12 bit ADC shows marginal behavior with respect to the low end of its Differential Non-Linearity specification (DNL= -1).

**Workaround:** To improve the performance the ADC needs to be run in a different configuration. To change the configuration the user needs to change the operational mode bits (OPMODE) of the ADC's Calibration, BIST control and status register (ADC\_CALBISTREG). They default to 0b001 and they need to be change to 0b110, ADC\_CALBISTREG[OPMODE] = 0x6. This configuration takes an extra 4-cycles during conversion. The user may counter act this by making the input sample time shorter by changing the value of the sample period (INPSAMP) in the ADC Conversion Timing Register 0 (ADC\_CTR0[INPSAMP]) in case that the total conversion and sampling time needs to be kept within 1µs.

## **ERR007869: FCCU: FOSU monitoring of a fault is blocked for second or later occurrence of the same fault**

**Description:** The Fault Collection and Control Unit (FCCU) Output Supervision Unit (FOSU) will not monitor the FCCU for the second or later occurrence of a given fault in the following cases:

1. Reset is programmed as the only reaction for the fault.
2. Assertion of the fault coincides with the long/short functional reset reaction to a fault previously asserted.

**Workaround:** Enable either Alarm state (NCFTOEx) or at least one other type of Fault-state reaction: Non-maskable Interrupt (NMI) or error out (EOUT) signaling reaction for the faults that have a reset reaction enabled only. Restrictions of combining reset reaction with additional reactions may be written in the chip specific sub-section of the FCCU chapter.

## **ERR007886: SENT: Jitter tolerance is limited to 10% of the utick time**

**Description:** The Single Edge Nibble Transmitter (SENT) Receiver does not properly round off incoming data to nearest nibble. The SAE J2716 (SENT) specification dated January 2010 (revision 3) jitter specification is not met which leads to an incorrect rounding of nibble measurement. As a result, the Channel n Fast Message Data Read Register (CHn\_FMSG\_DATA) or Channel n

Fast Message Cyclic Redundancy Check register (CHn\_FMSG\_CRC) values may be incorrect for the Status, Data, and Cyclic Redundancy Check values or the Message is not received at all because of the CRC mismatch.

**Workaround:** When the total accumulated jitter added by the SENT transmitter is less than or equal to 10% of the total utick duration, message reception at the SENT receiver would be correct. Use SENT transmitter devices that have total accumulated errors that results in 10% of the uTick period or less.

**ERR007965: ADC: Dynamic performance parameters ENOB and THD below data sheet value for Fin=125 KHz**

**Description:** The Analog to Digital Converter (ADC) dynamic performance parameter values for ENOB (Effective Number of Bits) and THD (Total Harmonic Distortion) are not met at the input signal frequency of 125 KHz and VREF\_AD0/1 of 3.3V.

For  $Fin \leq 50$  KHz the value of ENOB=10.5 bits and THD=65 dB is met.

For  $50\text{KHz} \leq Fin \leq 125$  KHz, ENOB is expected to be ~10.1 bits.

At VREF\_AD0/1 of 5.0V, the ADC works as per data sheet.

**Workaround:** User needs to expect the lower ENOB and THD value at input signal frequencies higher than 50 KHz while operating at VREF\_AD0/1 of 3.3V.

**ERR007989: FLASH: Reading while Erasing, causing ECC Double Bit Error**

**Description:** Reads to flash memory locations available for read-while-write (RWW) performed while erasing 256kB code flash blocks may result in an Error Correction Code (ECC) double bit detection event. The possibility to observe this behavior is increased as the operating temperature raises. Programmed bits (0's) are falsely read as erased (1's), even though the actual flash bit cell state does not change.

**Workaround:** Do not performs reads on 256kB blocks that are associated with a RWW partition that has erase operation ongoing.

If reads must be performed on 256kB block in an associated RWW partition while another block is being erased, the exception handler for ECC double bit detection events should check if an erase is being performed, and if it is, re-read the locations after the erase operation is completed or suspend the erase operation to read the flash locations.

For cases where executing code from flash to erase and reprogram 256kB code blocks, first copy the flash loader to SRAM and execute from SRAM to avoid reading flash available for read-while-write while erasing the 256kB code flash blocks.

**ERR008013: MPC574xP: RMII\_CLK can not be output to external pin**

**Description:** The Ethernet (ENET) clock for Reduced Media Independent Interface (RMII) mode is not connected to an output pin.

**Workaround:** Customer has to use the external PHY clock in RMII mode.

## **ERR008042: FCCU: EOUT signals are active, even when error out signaling is disabled**

**Description:** Every time the Fault Collection and Control Unit (FCCU) moves into fault state caused by an input fault for which the error out reaction is disabled (FCCU\_EOUT\_SIG\_ENn[EOUTENx]=0), the Error Out 1 and 2 (EOUT[0] and EOUT[1]) will become active for a duration of 250 us plus the value programmed into the FCCU Delta Time register (FCCU\_DELTA\_T[DELTA\_T]). EOUT is not affected if the FCCU moves into the alarm state that generates an interrupt (IRQ), if the Fault is cleared before the alarm timeout.

This erratum does not affect the outputs of other pins (for example, for communication modules like CAN/Flexray). Only the EOUT signal is impacted.

**Workaround:** There are three possible workarounds:

- 1) Enable EOUT signaling for all enabled error sources.
- 2) In case external device (which evaluates EOUT) can communicate with the MCU, the following procedure could be used:
  - a) Program any duration of EOUT as per application needs (FCCU\_DELTA\_T[DELTA\_T])
  - b) For faults requiring error out reaction, the software shall validate EOUT via separate communication channel (like I2C) while EOUT is asserted.
  - c) External device shall implement a timeout mechanism to monitor EOUT validation by separate channel.
  - d) Following scenarios shall be considered as valid EOUT reactions:
    - d1) Validation is performed while EOUT is asserted
    - d2) Timeout occurs but no validation and EOUT is still asserted.
- 3) In case external device (which evaluates EOUT) cannot communicate with the MCU, following procedure could be used:
  - a) Program the error out duration to a duration x (FCCU\_DELTA\_T[DELTA\_T]).
  - b) For faults requiring error out reaction, clear the fault after the pin has continued to be asserted for a longer duration (for example 2\*duration x). This will artificially create a long pulse on EOUT.
  - c) For faults which do not require error out reaction, clear the fault within duration x. This will artificially create a short pulse on EOUT.
  - d) External device should ignore short pulse of duration x while recognizing longer pulses as valid reaction.
  - e) While clearing the fault, the associated software shall check the pending faults.

## **ERR008049: MPC574xP: Current injection causes leakage path across the LFAST LVDS pins**

**Description:** The General Purpose Input/Output (GPIO) digital pins (including all digital CMOS input or output functions of the pin) connected to the differential LVDS drivers of the LVDS Fast Asynchronous Serial Transmit Interface (LFAST) do not meet the current injection specification given in the operating conditions of the device electrical specification. When the LVDS transmitter or receiver is disabled and current is positively or negatively injected into one pin of

the GPIO pins connected to the differential pair, a leakage path across the internal termination resistor of the receiver or through the output driver occurs, potentially corrupting data on the complementary GPIO pin of the differential pair. All LFAST LVDS receive and transmit GPIO pairs on the MPC574xP exhibit the current injection issue.

There is an additional leakage path for the LFAST receive pins through the loopback test path when current is negatively injected into a GPIO pin connected to an LFAST pair. In this case, current will be injected into the same terminal of the GPIO pin connected through the loopback path (terminal to positive terminal, negative terminal to negative terminal). The pins affected by the loopback path on the MPC574xP are C[12] to/from I[5], and G[7] to/from I[6].

There is no leakage issue when the pins are operating in normal LVDS mode (both LVDS pairs of the LFAST interface configured as LVDS).

**Workaround:** As long as the GPIO pad pins are operated between ground (VSS\_HV\_IO) and the Input/Output supply (VDD\_HV\_IO) then no leakage current between the differential pins occurs. If the GPIO pad is configured as an input buffer, then the input voltage cannot be above the supply, below ground, and no current injection is allowed. If the GPIO pad is configured as an output, care should be taken to prevent undershoot/overshoot/ringing during transient switching of capacitive loads. This can be done by carefully configuring the output drive strength to the capacitive load and ensuring board traces match the characteristic impedance of the output buffer to critically damp the rising and falling edges of the output signal.

## **ERR008128: LBIST: LBIST of the flash may leave flash in an unknown state and stress flash bit cells**

**Description:** Performing a Logical Built-In Self-test (LBIST) on the flash leaves the flash in an unknown state prior to reset. During this time (after performing the LBIST and the microcontroller [MCU] being reset), the flash array may be disturbed, which could potentially lead to data corruption.

**Workaround:** To avoid the possibility that the flash array is disturbed, do not perform LBIST on the partition which contains the flash. The customer needs to assess the safety impact to the overall system level safety concept of no LBIST fault coverage on the partition which contains the flash.

LBIST is a safety mechanism used to detect potential permanent faults in the MCU digital logic. When LBIST is disabled, any faults which would have been detected by LBIST during start-up (in other words, at time 0, before the application runs) will no longer be detected at that point in time. Nevertheless, a subset of these faults will still be detected by other safety mechanisms during application runtime, likely as soon as the application starts.

The LBIST coverage for all modules in the LBIST partition which is disabled will be 0% (reduced from ~90% stuck-at fault coverage of digital logic). This represents ~10% of the MCU. This impacts the Crossbar Switch (XBAR), Decorated Storage Memory Controller (DSMC), Direct Memory Access Controller (DMA\_0), Embedded Flash Memory (C55FMC), Error Injection Module (EIM), Flash Memory Controller (PFLASH), Interrupt Controller (INTC), Logic Built In Self Test (LBIST), Main Core\_0, Memory Built In Self Test (MBIST), Memory Error Management Unit (MEMU), Nexus debug modules, RAM Controller (PRAMC), Software Watchdog Timer (SWT), System Memory Protection Unit (SMPU), System Timer Module (STM), and Register Protection. For a detailed list of how each module is impacted please contact your local Freescale representative.

When assessing the impact of disabling the LBIST of the partition that contains the flash for the Failure Modes, Effects, and Diagnostic Analysis (FMEDA), the LBIST safety mechanism should be disabled in the SRAM FMEDA, Flash FMEDA and Core FMEDA. However, despite this, the overall ISO 26262 Latent Fault Metric target is still achieved since the failure rate of

permanent die faults is very low (~1 FIT for the MCU according to IEC TR 62380) and only a very small portion of the MCU faults are considered Latent Faults (the majority are considered to be Single-Point Faults and are covered by other safety mechanisms, and some Safe Faults).

**ERR008135: ADC: Dynamic performance parameters ENOB and SINAD are below data sheet value for shared ADC channels in the MAPBGA package for Fin=125 KHz at 3.3V reference**

**Description:** The Analog to Digital Converter (ADC) dynamic performance parameter value for ENOB (Effective Number of Bits) and SINAD (Signal to Noise And Distortion Ratio) are not met at the input signal frequency of 125 KHz and VREF\_AD0/1 of 3.3V for few shared channels of ADC1, ADC2, and ADC3 on the 257-ball Molded Array Process Ball Grid Array (MAPBGA) package.

ADC1 Channels: AN[11]:ADC0/ADC1, AN[12]:ADC0/ADC1, AN[13]:ADC0/ADC1, AN[14]:ADC0/ADC1

ADC2 Channels: AN[0]:ADC2/ADC3, AN[1]:ADC2/ADC3, AN[2]:ADC2/ADC3

ADC3 Channels: AN[4]/AN[3]:ADC1/ADC3, AN[5]/AN[4] :ADC1/ADC3, AN[6]/AN[5] :ADC1/ADC3, AN[7]/AN[6] :ADC1/ADC3, AN[8]/AN[7] :ADC1/ADC3

ENOB will be >10.2b and SINAD will be >63dB for these channels.

At VREF\_AD0/1 of 5.0V, all ADC channels work as per data sheet. For lower input frequency (<=10KHz), all ADC channels work as per data sheet.

**Workaround:** User needs to expect a lower ENOB and SINAD value for shared ADC channels listed on the MAPBGA at input signal frequencies higher than 10 KHz while operating at VREF\_AD0/1 of 3.3V.

**ERR008228: MC\_ME: Wakeup from STOP mode may lead to a system hang scenario**

**Description:** If a wakeup is given to the microcontroller (MCU) within 10us during transition into STOP mode the system may hang. If the transition into STOP Mode is not complete and an abort command is issued waking up the MCU within 10us the phase lock loop (PLL) specification is violated leading to an unknown output from the PLL.

**Workaround:** While transitioning to STOP mode, do not generate a wake-up within 10us of the execution of STOP mode transition

**e9426: IRCOSC: MCU may not exit reset due to IRCOSC not starting**

**Description:** The Internal RC Oscillator (IRCOSC) is held in reset whenever the VDD\_HV or VDD\_LV supplies are below their power-on-reset (POR) level. Once all supplies are above their POR level, the IRCOSC is released from reset and the IRCOSC should begin generating a clock signal. In rare instances the IRCOSC will fail to generate a clock signal. When this occurs the MCU is unable to exit PHASE0 of the reset process, as defined by the Reset Generation Module (MC\_RGM).

**Workaround:** A power cycle is required to restart the IRCOSC. An external watchdog should be present that is capable of cycling the MCU power supply. The MCU should provide an activity indicator to this watchdog immediately after exiting reset. If the watchdog does not receive the activity indicator then the watchdog should cycle the power supply.

**ERR008614: PMC: In internal regulation mode device can get stuck in reset and drive 1.2V out of specification for certain 3.3V ramp rates or after a brownout on the 3.3V rail**

**Description:** When the Power Management Controller (PMC) is configured for internal regulation and experiences a slow ramp rate of the 3.3V supply, usually but not limited to < 300V/s, it is possible that the internal regulator will lose regulation of the 1.2V and it will drive out of absolute maximum specification of 1.5V. This can also occur during a brown out of the 3.3V rail where the voltage supply momentarily dips far enough below 3.3V to cause a reset. This can only be remedied by completely removing the 3.3V from the part. Over time this will cause reliability issues with the device.

**Workaround:** Only use external regulation mode of the PMC.

**ERR008634: SAR\_ADC: Conversions may fail if Pre-Sampling is enabled**

**Description:** Successive Approximation Register (SAR) Analog to Digital (ADC) conversions may fail if Pre-Sampling is enabled. In this case, the ADC output may be unreliable. The failure occurs at minimum sampling time and when the internal voltage sample selection (PREVALn = 0, 1 or 2) is configured for VSSA, VDDA or VREFL as pre-sample voltage.

**Workaround:** Either do not use pre-sampling, or use PREVALn = 3 (VREFH as pre-sample voltage) or increase the sampling time to at least 375ns if pre-sampling is enabled.

**ERR008683: TSENS: Temperature sensor status output bits in PMC\_ESR\_TD register shows indeterminate behavior**

**Description:** There are 3 real time status bits as part of the Temperature Sensor (TSENS) that are associated with the -40C trip point, 150C trip point, and 165C trip point. These are the TEMPx\_y\_OP bits in the Power Management Controller's Temperature Event Status register (PMC\_ESR\_TD) where x = 0 or 1 (two TSENS instances) and y = 0, 2 or 3 (-40C, 150C, and 165C flags). These bits reflect the current status of the TSENS output for their respective trip points. There are also 3 status flag bits for each trip point and TSENS instance, TEMPx\_y. These bits get set when the temperature exceeds the corresponding threshold and clears when the temperature falls below its corresponding threshold and a one is written to it.

When the temperature crosses the 150C trip point setting the TEMPx\_2 flag bit noting the 150C over temp condition the corresponding status bit, TEMP\_x\_2\_OP, may be unstable and oscillate between a high and low state. This status bit should remain high as long as the over temp condition remains, but in this error condition it will toggle. The TEMPx\_2\_OP status bit is intended to allow the customer to monitor the over temp condition and know when to clear the TEMPx\_2 flag bit. In the error condition this status bit could give a false low reading when the temperature is still above 150C.

When the unstable condition is occurring the 165C flag, TEMPx\_3, may not set even if the temperature does exceed the 165C trip point. The toggling of the 150C over temp status bit will continue until the temperature is below the hysteresis window for the 150C trip point. After the temperature drops below that hysteresis window the status will correctly reflect a cleared condition.

The probability that the instability will occur will vary with the DCF trim settings (and customer trim settings) for the hot and cold flag trims. The least probable is when the cold flag trim is set to all 0's and the most probable is when the cold flag trim is set to all 1's. Also, while the status bit for the 150C over temp condition is toggling there is some loss of accuracy in the linear temperature sensor converted by the ADC.

**Workaround:** To get around this issue after the part heats to 150C and the user detects PMC\_ESR\_TD[TEMPx\_2] = 1 disable the TSENS module. To disable the TSENS module it is necessary to clear both the digital output enable bit (TSx\_DOUT\_EN) and the analog output enable bit (TSx\_AOUT\_EN) in the Temperature Detector Configuration Register (PMC\_CTL\_TD). Then enable the temperature sensor by setting both bits back to 1. The status bits (TEMPx\_y\_OP) will now be operating correctly. It has been seen that upon enabling the TSENS that all flag bits (TEMPx\_y) may be set and require clearing. This can be done based on of the status of the status bits (TEMPx\_y\_OP) to determine whether a valid over/under temperature event is still occurring.

If the TSENS's 150C detection is used to generate system resets through setting of bits in the Temp Reset Event Enable Register (PMC\_REE\_TD) register either through flash programming in the DCF records or software configuration it is important to note that the TEMPx\_y\_OP bit is the bit that signals detection to the PMC\_REE\_TD. A user could decide to not implement the workaround if their desired result of 150C detection was to generate a system reset and continue to do so until temperature dropped below 150C.

Customers who are only concerned about the 165C detection also must enable the 150C flag, TEMPx\_2, and implement the workaround. When the unstable condition is occurring the 165C flag, TEMPx\_3, may not set even if the temperature does exceed the 165C trip point.

#### **ERR008714: ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results**

**Description:** The analog-to-digital converter (ADC) presampling feature will precharge an ADC channel sample capacitor to an internal voltage. The internal voltage is selected by the Internal Voltage Selection for Presampling bit field (PREVAL0) of the ADC's Presampling Control Register (ADC\_PSCR). The user has either the option of sampling an ADC reference voltage rail (VDD) or a ground (VSS). If the convert presampled value bit (PRECONV) of the ADC\_PSCR register is cleared (ADC\_PSCR[PRECONV]=0b0) then the presampling stage is followed by the sampling of the ADC channel input and then the conversion is performed. If the user has selected VSS as the internal sample voltage when this is done on an open or unconnected channel, the conversion result will be closer to 1000 when it is expected to be 0. If the user has selected VDD as the internal voltage the conversion result will be closer to 2000 rather than 4095. If ADC\_PSCR[PRECONV]=0b1 then sampling of the ADC channel input is bypassed and the presampled voltage is converted directly. This conversion result is close to the expected value for the presampled voltage.

**Workaround:** Do not expect conversion result to be close to zero or full-scale on an open channel with presampling enabled and ADC\_PSCR[PRECONV] = 0b0.

## ERR008730: XBIC: XBIC may store incorrect fault information when a fault occurs

**Description:** The Crossbar Integrity Checker (XBIC) may incorrectly identify a fault's diagnostic information in the case when the slave response signals encounter an unexpected fault when crossing the crossbar switch (XBAR) during the data phase. While the fault event is detected, the diagnostic status information stored in the XBIC's Error Status Register (XBIC\_ESR) and Error Address Register (XBIC\_EAR) does not reflect the proper master and slave involved in the fault. Instead, the preceding master or slave ID may be recorded.

**Workaround:** Expect that when a fault is reported in the XBIC\_EAR and XBIC\_ESR registers the actual fault information may be from the preceding transition.

## ERR008747: PAD\_RING: Vih values do not match datasheet

**Description:** Some of the Input High level voltages (Vih) do not match the Datasheet. The following specifications are affected:

Parameter	Description	Minimum value (Data Sheet)	Minimum value (Erratum)
Vih	CMOS Input Buffer High Voltage (with hysteresis disabled)	$0.55 \cdot VDD\_HV\_IO$	$0.56 \cdot VDD\_HV\_IO$
Vih_hys	CMOS Input Buffer High Voltage (with hysteresis enabled)	$0.65 \cdot VDD\_HV\_IO$	$0.66 \cdot VDD\_HV\_IO$

Where VDD\_HV\_IO is the High Voltage Input / Output power supply voltage.

**Workaround:** Use the Input High level voltages specified in this erratum description.

## ERR008770: FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled

**Description:** If the FlexRay module is configured in Dual Channel mode, by clearing the Single Channel Device Mode bit (SCM) of the Module Control register (FR\_MCR[SCM]=0), and Channel A is disabled, by clearing the Channel A Enable bit (FR\_MCR[CHA]=0) and Channel B is enabled, by setting the Channel B enable bit (FR\_MCR[CHB]=1), there will be a missing transmit (TX) frame in adjacent minislots (even/odd combinations in Dynamic Segment) on Channel B for certain communication cycles. Which channel handles the Dynamic Segment or Static Segment TX message buffers (MBs) is controlled by the Channel Assignment bits (CHA, CHB) of the Message Buffer Cycle Counter Filter Register (FR\_MBCCFRn). The internal Static Segment boundary indicator actually only uses the Channel A slot counter to identify the Static Segment boundary even if the module configures the Static Segment to Channel B (FR\_MBCCFRn[CHA]=0 and FR\_MBCCFRn[CHB]=1). This results in the Buffer Control Unit waiting for a corresponding data acknowledge signal for minislot:N in the Dynamic Segment and misses the required TX frame transmission within the immediate next minislot:N+1.



**Workaround:** 1. Configure the FlexRay module in Single Channel mode (FR\_MCR[SCM]=1) and enable Channel B (FR\_MCR[CHB]=1) and disable Channel A (FR\_MCR[CHA]=0). In this mode the internal Channel A behaves as FlexRay Channel B. Note that in this mode only the internal channel A and the FlexRay Port A is used. So externally you must connect to FlexRay Port A.

2. Enable both Channel A and Channel B when in Dual Channel mode (FR\_MCR[CHA]=1] and FR\_MCR[CHB]=1). This will allow all configured TX frames to be transmitted correctly on Channel B.

**ERR008804: ADC: Setting the DMA request to be cleared on read of data registers does not work**

**Description:** The Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) can generate DMA requests to the DMA controller. If the DMA Clear sequence enable bit in the ADC DMA Enable register (ADC\_DMAE[DCLR]) is set to 0b1 the DMA request should be cleared upon a read of the data registers but it is cleared automatically without a read.

**Workaround:** Do not use the ADC module with the DMA request cleared on read of data registers enabled, ADC\_DMAE[DCLR]=0b1. Instead configure ADC\_DMAE[DCLR]=0b0. With DMA enabled, the request will only be cleared once the DMA controller acknowledges it and accesses the conversion data register.

**ERR008890: PCM: (MPC574xP) Certain master accesses can stall when uncorrectable ECC errors are received from a slave**

**Description:** The default configuration of bus traffic optimization for the Ethernet, LFAST/SIPI, and eDMA masters on the crossbar (XBAR) can cause those masters to stall, receive wrong read data, or get a spurious read access when uncorrectable ECC errors are received from slaves.

**Workaround:** Software should disable the Pending Read Enable feature by clearing the Pending Read Enable bit (PRE) in the Platform Configuration Module Bus Bridge Configuration Register 1 (PCM\_IAHB\_BE1). From power on reset the PCM\_IAHB\_BE1[PRE] bit is set.

**ERR008891: FLASH: (MPC574xP) Address Encode False Report (MCR[AEE] and possible FCCU channels)**

**Description:** During Flash Read while Write operations (RWW), it is possible for a Program or Erase operation to corrupt the Address Encode feature of the flash, and falsely give an Address Encode Error (AEE) event. The false AEE event only occurs for RWW operations to partitions in the Low, Mid or High address spaces, and may occur if both the read and write operations to flash occur in even numbered RWW partitions, or if both the read and write occur in odd numbered RWW partitions.

Reads to even numbered RWW partitions while writing to odd numbered RWW partitions will not trigger this false AEE condition. Likewise, reads to odd numbered RWW partitions while writing to even numbered RWW partitions will not trigger this false AEE condition.

Reads and Writes to 256K blocks, do not show the false AEE event issue.

Read Data and ECC Parity bits returned for these Reads while writing are valid and not corrupted.

**Workaround:** Option 1:

Disable Non-Critical Fault 33 (NCF[33]) and Non-Critical Fault 36 (NCF[36]) in the Fault Collection and Control Unit (FCCU) by clearing the corresponding bits in Non Critical Fault Enable Register 1 (FCCU\_NCF\_E1). NCF[33] is the AEE event indication and is controlled by bit 30 in FCCU\_NCF\_E1. NCF[33] is also used for voltage and read reference errors of the flash memory array. Disabling NCF[33] removes visibility to these errors. NCF[36] is the flash controller mismatch event indication and is controlled by bit 27 in FCCU\_NCF\_E1.

Option 2:

After receiving both NCF[33] and NCF[36], check the Flash's Module Configuration Register (C55FMC\_MCR) for possible causes of these faults. If the AEE bit is set, clear it and treat NCF[33] and NCF[36] as invalid. If the Read Voltage Error (RVE) bit is set or the Read Reference Error (RRE) bit is set, treat NCF[33] and NCF[36] as valid and respond appropriately.

Address Encode Error (AEE) fault recognition is a safety mechanism used to detect potential permanent and transient faults in the flash address decode logic. Even with AEE detection disabled, faults that would be detected by AEE are still detected by other mechanisms as part of the MPC574xP redundant safety concept. Consequently, disabling the AEE fault notifications in the FCCU has no impact to the overall functional safety integrity of the device, and the ISO26262 ASIL D target is achieved.

**ERR008933: LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set**

**Description:** When the LINFlexD module is configured as follows:

1. LIN (Local Interconnect Network) slave mode is enabled by clearing the Master Mode Enable bit in the LIN Control Register 1 (LINC1[MME] = 0b0)
2. Auto synchronization is enabled by setting LIN Auto Synchronization Enable (LINC1[LASE] = 0b1)

The LINFlexD module may automatically synchronize to an incorrect baud rate without setting the Sync Field Error Flag in the LIN Error Status register (LINESR[SFEF]) in case Sync Field value is not equal to 0x55, as per the Local Interconnect Network (LIN) specification.

The auto synchronization is only required when the baud-rate in the slave node can not be programmed directly in software and the slave node must synchronize to the master node baud rate.

**Workaround:** There are 2 possible workarounds.

Workaround 1:

When the LIN time-out counter is configured in LIN Mode by clearing the MODE bit of the LIN Time-Out Control Status register (LINTCSR[MODE]= 0x0):

1. Set the LIN state Interrupt enable bit in the LIN Interrupt Enable register (LINIER[LSIE] = 0b1)
2. When the Data Reception Completed Flag is asserted in the LIN Status Register (LINSR[DRF] = 0b1) read the LIN State field (LINSR[LINS])
3. If LINSR[LINS]= 0b0101, read the Counter Value field of the LIN Time-Out Control Status register (LINTCSR[CNT]), otherwise repeat step 2
4. If LINTCSR[CNT] is greater than 0xA, discard the frame.

When the LIN Time-out counter is configured in Output Compare Mode by setting the LINTCSR[MODE] bit:

1. Set the LIN State Interrupt Enable bit in the LIN Interrupt Enable register (LINIER[LSIE])
2. When the Data Reception Completed flag bit is asserted in the LIN Status Register (LINSR[DRF] = 0b1), read the LINSR[LINS] field
3. If LINSR[LINS]= 0b0101, store LINTCSR[CNT] value in a variable (ValueA), otherwise repeat step 2
4. Clear LINSR[DRF] flag by writing LINSR[LINS] field with 0xF
5. Wait for LINSR[DRF] to become asserted again and read LINSR[LINS] field
6. If LINSR[LINS] = 0b0101, store LINTCSR[CNT] value in a variable (ValueB), else repeat step 4
7. If ValueB – ValueA is greater than 0xA, discard the frame

Workaround 2:

Do not use the auto synchronization feature (disable with LINCR1[LASE] = 0b0) in LIN slave mode.

#### **ERR008967: TSENS: (MPC5744P) Temperature sensor flag glitch during power up**

**Description:** On a destructive reset generated by a low voltage detection (LVD), high temperature detection, or software there is a point where the Temperature Sensor (TSENS) loads trim values from memory. While this is happening there is a chance of a glitch on the TSENS output status even if the current temperature is within the normal temp range of the device. As a result of this glitch the corresponding TSENS status flag (TEMP<sub>x</sub><sub>y</sub>) in Power Management Controller's Temperature Event Status registers (PMC\_ESR\_TD) will get set.

**Workaround:** After coming out of reset read the PMC\_ESR\_TD register and check the values of TSENS status flags TEMP<sub>x</sub><sub>y</sub>. When any of the status flag is set do the following steps:

- 1) Disable the TSENS module: To disable the TSENS module it is necessary to clear both the digital output enable bit (TS<sub>x</sub>\_DOUT\_EN) and the analog output enable bit (TS<sub>x</sub>\_AOUT\_EN) in the Temperature Detector Configuration Register (PMC\_CTL\_TD).
- 2) Wait at least 10uS.
- 3) Enable the TSENS module: To enable the TSENS module it is necessary to set both the digital output enable bit (TS<sub>x</sub>\_DOUT\_EN) and the analog output enable bit (TS<sub>x</sub>\_AOUT\_EN) in the Temperature Detector Configuration Register (PMC\_CTL\_TD).
- 4) It has been seen that upon enabling the TSENS that all flag bits (TEMP<sub>x</sub><sub>y</sub>) may be set and require clearing. This can be done based on of the status of the status bits (TEMP<sub>x</sub><sub>y</sub>\_OP) to determine whether a valid over/under temperature event is there

#### **ERR008970: LINFlexD: Spurious bit error in extended frame mode may cause an incorrect Idle State**

**Description:** The LINFlexD module may set a spurious Bit Error Flag (BEF) in the LIN Error Status Register (LINESR), when the LINFlexD module is configured as follows:

- Data Size greater than eight data bytes (extended frames) by configuring the Data Field Length (DFL) bitfield in the Buffer Identifier Register (BIDR) with a value greater than seven (eight data bytes)
- Bit error is able to reset the LIN state machine by setting Idle on Bit Error (IOBE) bit in the LIN Control Register 2 (LINCR2)

As consequence, the state machine may go to the Idle State when the LINFlexD module tries the transmission of the next eight bytes, after the first ones have been successfully transmitted and Data Buffer Empty Flag (DBEF) was set in the LIN Status Register (LINSR).

**Workaround:** Do not use the extended frame mode by configuring Data Field Length (DFL) bit-field with a value less than eight in the Buffer Identifier Register (BIDR) ( $BIDR[DFL] < 8$ )

#### **ERR009061: ADC: ADC operations may not work when $ADC\_MCR[ADCLKSEL] = 0$**

**Description:** Any Successive Approximation Register (SAR) Analog to Digital Converter (ADC) operations including calibration, conversions or self test with the Module Configuration Register Analog Clock frequency Selector field ( $ADC\_MCR[ADCLKSEL]$ ) = 0 may never complete or lead to incorrect results.

**Workaround:** Use the Clock Generation Module (CGM) auxiliary clock divider for  $ADC\_CLK$  to achieve desired ADC clock frequency for all operations including calibration. See the Reference Manual for the exact CGM registers to perform the configuration. This will lead to all ADC instances to run at the same clock frequency as configured in CGM auxiliary divider. Ensure in any write access to the  $ADC\_MCR$  register the  $ADCLKSEL$  bit is always set to 1.

#### **ERR009527: FlexCAN: The transmission abort mechanism may not work properly**

**Description:** The Flexible Controller Area Network (FlexCAN) is not able to abort a transmission frame and the abort process may remain pending in the following cases:

- a) If a pending abort request occurs while the FlexCAN is receiving a remote frame.
- b) When a frame is aborted during an overload frame after a frame reception.
- c) When an abort is requested while the FlexCAN has just started a transmission.
- d) When Freeze Mode request occurs and the FlexCAN has just started a transmission.

**Workaround:** Use the Mailbox Inactivation mechanism instead of the transmission abort mechanism. The Abort Enable bit (AEN) of the Module Configuration Register should be kept cleared and the abort code value "0b1001" should not be written into the CODE field of the Message Buffer Control and Status word.

#### **ERR009595: FlexCAN: Corrupted frame possible if Freeze Mode or Low Power Mode are entered during a Bus-Off state**

**Description:** In the Flexible Controller Area Network (FlexCAN) module, if the Freeze Enable bit (FRZ) of the Module Configuration Register (MCR) is asserted and the Freeze Mode is requested by asserting the Halt bit (HALT) of the MCR register during the Bus Off state, the transmission after exiting the Bus-Off condition will be corrupted. The issue occurs only if a transmission is pending before the freeze mode request. In addition, the same issue can happen if Low-Power Mode is requested instead of Freeze Mode.

**Workaround:** The workaround depends on whether the bus-off condition occurs prior to requesting Freeze mode or low power mode.

A) Procedure to enter Freeze Mode:

1. Set the Freeze Enable bit (FRZ) in the Module Control Register (MCR).
  2. Check if the Module Disable bit (MDIS) in MCR register is set. If yes, clear the MDIS bit.
  3. Poll the MCR register until the Low-Power Mode Acknowledge (LPMACK) bit in MCR is cleared (timeout for software implementation is 2 CAN Bits length).
  4. Read the Fault Confinement State (FLTCONF) field in the Error and Status 1 Register (ESR1) to check if FlexCAN is in bus off state. If yes, go to step 5A. Otherwise, go to step 5B.
  - 5A. Set the Soft Reset bit (SOFTTRST) in MCR.
  - 6A. Poll the MCR register until the Soft Reset (SOFTTRST) bit is cleared (timeout for software implementation is 2 CAN Bits length).
  - 7A. Poll the MCR register until the Freeze Acknowledge (FRZACK) bit is set (timeout for software implementation is 2 CAN Bits length).
  - 8A. Reconfigure the Module Control Register (MCR).
  - 9A. Reconfigure all the Interrupt Mask Registers (IMASKn).
  - 5B. Set the Halt FlexCAN (HALT) bit in MCR.
  - 6B. Poll the MCR register until the Freeze Acknowledge (FRZACK) bit is set (timeout for software implementation is 178 CAN Bits length).
- NOTE: The time between step 4 and step 5B must be less than 1353 CAN bit periods.

B) Procedure to enter in Low-Power Mode:

1. Enter in Freeze Mode (execute the procedure A).
2. Request the Low-Power Mode.
3. Poll the MCR register until the Low-Power Mode Acknowledge (LPMACK) bit in MCR is set (timeout for software implementation is 2 CAN Bits length).

### **ERR009658: SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event**

**Description:** In the Serial Peripheral Interface (SPI) module, when both the receive FIFO and shift register are full (Receive FIFO Overflow Flag bit in Status Register is set (SR [RFOF] = 0b1)) and then the Clear Rx FIFO bit in Module Configuration Register (MCR [CLR\_RXF]) is asserted to clear the receive FIFO, shift register data is sometimes loaded into the receive FIFO after the clear operation completes.

**Workaround:**

1. Avoid a receive FIFO overflow condition (SR[RFOF] should never be 0b1). To do this, monitor the RX FIFO Counter field of the Status Register (SR[RXCTR]) which indicates the number of entries in receive FIFO and clear before the counter equals the FIFO depth.
2. Alternatively, after every receive FIFO clear operation (MCR[CLR\_RXF] = 0b1) following a receive FIFO overflow (SR[RFOF] = 0b1) scenario, perform a single read from receive FIFO and discard the read data.

**ERR009696: DEBUG: Nexus trace messages may be corrupt when transferred to the debugger via the Aurora interface**

**Description:** When Nexus tracing is enabled and the Aurora interface is used to transfer those Nexus trace messages to the debugger, it may happen that sometime Aurora frames that contain the trace messages are corrupt and the Aurora frames can not be correctly decoded by the debugger. Consequently the trace messages and their content are lost.

Most likely this situation occurs when the Aurora interface is heavily loaded, i.e. many Nexus trace messages are generated by the Nexus clients within the device and need to be transferred via the Aurora interface.

**Workaround:** Limit the number of Nexus trace messages to be transferred via the Aurora interface by configuration of the Nexus clients within the device.

**ERR009928: FlexPWM: Half cycle automatic fault clearing does not work in PWM submodule 0 under some conditions**

**Description:** When

- a) the EXT\_SYNC signal is selected to cause initialization by setting the Submodule 0 Control 2 Register FlexPWM\_SUB0\_CTRL2[INIT\_SEL] = 11 and
  - b) a specific FAULTx input is associated with the submodule 0 outputs using the Submodule 0 Fault Disable Mapping Register (FlexPWM\_SUB0\_DISMAP) and
  - c) the respective bit for that FAULTx is 0 in the FFULL bitfield of the Fault Status Register FlexPWM\_FSTS and
  - d) the respective bit for that FAULTx is 1 in the FAUTO bitfield of the Fault Control Register FlexPWM\_FCTRL,
- then the PWM outputs of submodule 0 will only be re-enabled at the cycle boundary (full cycle) and will not be re-enabled at the cycle midpoint (half cycle).

**Workaround:** When the EXT\_SYNC signal is used to cause initialization in submodule 0 and the submodule 0 PWM outputs are disabled by a specific FAULTx input, use full cycle automatic fault clearing for the specific FAULTx input by setting the corresponding bit of the Fault Status Register FlexPWM\_FSTS[FFULL] to 1.

**ERR009976: DSPI: Incorrect data received by master with Modified transfer format enabled when using Continuous serial communication clock mode**

**Description:** When the Deserial Serial Peripheral Interface (DSPI) module is configured as follows:

1. Master mode is enabled (Master/Slave Mode Select bit in Module Configuration Register is set (DSPI\_MCR [MSTR] = 0b1))
2. Modified transfer format is enabled (Modified Transfer Format Enable bit in Module Configuration Register is set (DSPI\_MCR [MTFE] = 0b1))
3. Continuous serial communication clock mode is enabled (Continuous SCK Enable bit in Module Configuration Register is set (DSPI\_MCR [CONT\_SCKE] = 0b1))

In this configuration if the frame size of the current frame is greater than the frame size of the next received frame, corrupt frames are received in two scenarios:

- a) Continuous Peripheral Chip Select Enable bit in PUSH TX FIFO Register is set (DSPI\_PUSHR [CONT] = 0b1)
- b) DSPI\_PUSHR [CONT] = 0b0 and lower significant bit of the frame is transferred first (LSB first bit in Clock and Transfer Attributes Register is set (DSPI\_CTAR [LSBFE] =0b1))

**Workaround:** To receive correct frames:

- a) When DSPI\_PUSHR [CONT] = 0b1, configure the frame size of the current frame less than or equal to the frame size of the next frame (for all frames).
- b) When DSPI\_PUSHR [CONT] = 0b0, configure DSPI\_CTAR [LSBFE] = 0b0. Alternatively, configure the frame size of the current frame less than or equal to the frame size of the next frame (for all frames).

Make sure that for all received frames, the bits are read equal to their respective frame sizes and any extra bits during POP operation are masked.

### **ERR010385: e200z4: Incorrect branch displacement at 16K memory boundaries**

**Description:** The branch target address will be incorrectly calculated in the e200z4 core under the following conditions (all conditions must be matched):

- The first full instruction in a 16 Kbyte section/page of code is a 32-bit long branch with a branch displacement value with the lower 14 bits of the displacement exactly 0x3FFE
- And this branch instruction is located at byte offset 0x0002 in the section/page
- And the preceding instruction is a 32-bit length instruction which is misaligned across the 16K boundary
- And both instructions are dual-issued

Under these conditions, the branch target address will be too small by 32Kbytes.

**Workaround:** After software is compiled and linked, code should be checked to ensure that there are no branch instructions located at address 0x2 of any 16K memory boundary with the lower 14 bits of the displacement equal to 0x3FFE if preceded a 32-bit instruction that crosses the 16K memory boundary. If this sequence occurs, add a NOP instruction or otherwise force a change to the instruction addresses to remove the condition.

A tool is available on [nxp.com](http://nxp.com) that can be run to examine code for this condition, search for `branch_displacement_erratum_10385_checker`.

### **ERR010436: ZipWire: SIPI can have only one initiator with one outstanding write frame at time**

**Description:** The Serial Inter-processor Interface (SIPI) module of the Zipwire interface only supports one initiator and one outstanding write frame at a time.

If a new write is initiated (by setting SIPI\_CCRn[WRT] = 0b1, where n is the respective channel number for the transmission), or a new streaming write is initiated (by setting SIPI\_CCRn[ST] =0b1) with acknowledgement of a previous frame pending, then the initiator node may get a timeout error (indicated by SIPI\_ERR[TOEn]=0b1). The previous write frame last byte may also be corrupted at the target node.

This also means that the target node cannot initiate a write transfer while the initiator node is in the process of a write transfer.

**Workaround:** The initiator should maintain only one outstanding write/streaming write frame to the target node at any one time.

The user must ensure that before initiating a new write request or initiating a new streaming write that it has received an acknowledgement for the previous write transaction (indicated by `SIPI_CSRn[ACKR] = 0b1`). The write acknowledgement interrupt can be enabled by setting `SIPI_CIRn[WAIE] = 0b1`.

Implement a protocol that ensures both sides of the link cannot initiate a transfer at the same time. For example, a token-passing protocol could be implemented using the SIPI trigger command feature. Send a trigger command to pass the token to the other end of the link. Upon receipt of the trigger command, either initiate a write transfer if one is pending, or pass the token back by sending a trigger command. If a write transfer is initiated, wait until ACK is received and then send a trigger command to pass the token back. In this manner, if each side agrees only to initiate a transfer when it obtains the token, there will be no simultaneous transfers that can cause the problem described.

#### **ERR010479: NPC: Nexus enable required for mode changes when a debugger is attached**

**Description:** If the Nexus interface is enabled in the the e200zx cores, even if trace (program, data, ownership, watchpoint, data acquisition) is not enabled, the Nexus Port Controller (NPC) tracing must be enabled to allow mode changes via the Mode Entry module if debug mode is enabled (debugger connected to the MCU) since some Nexus trace messages are automatically generated regardless whether any trace mode is disabled. Nexus is enabled in the core if any Nexus feature is accessed by a tool (executing the `Nexus_enable` command to use the Nexus Read/Write Access feature to access memory).

**Workaround:** NPC tracing must be enabled by enabling the Message Clock Output (MCKO) in the NPC Port Configuration Register (`NPC_PCR`) when a debugger is connected to allow messaged to exit the core Nexus module. In addition, the Full Port Mode bit should also be set.

#### **ERR010530: STCU2: The self-test watchdog timer will time out if startup self-test is performed after an shutdown self-test followed by long external reset**

**Description:** The System Status and Control Unit (STCU) shutdown Built-in Self-test (BIST) can be run using 200 MHz PLL as the clock source by programming the DCF clients `dcl_ips_0` in software through access over the peripheral bridge (PBRIDGE). If this is done and startup BIST is enabled, after a long external reset is triggered the startup BIST that follows during device start-up will time out as the self-test watchdog awaits flags that are never asserted. This is because these DCF clients are only updated on destructive reset and will remain configured for 200 MHz PLL, which is an invalid configuration for startup BIST. The startup BIST can only be run with 50 MHz PLL setting.

**Workaround:** Run the Normal shutdown selftest with the configuration mentioned in the RM with the following changes. As a consequence there would not be at-speed transition coverage.

1) Clock and system configuration

Set PLL0 to 50 MHz from IRC



dcl\_ips\_0 set to 0x03008212  
MC\_CGM\_SC\_DC0 = 0x80030000  
MC\_CGM\_AC0\_SC = 0x02000000  
MC\_CGM\_AC0\_DC0 = 0x0x000000  
MC\_CGM\_AC0\_DC1 = 0x00070000  
MC\_CGM\_AC0\_DC2 = 0x00010000  
MC\_CGM\_AC1\_DC0 = 0x80010000  
MC\_CGM\_AC1\_DC1 = 0x00010000  
MC\_CGM\_AC2\_DC0 = 0x80030000  
MC\_CGM\_AC3\_SC = 0x00000000  
MC\_CGM\_AC4\_SC = 0x03000000  
MC\_CGM\_AC5\_SC = 0x02000000  
MC\_CGM\_AC5\_DC0 = 0x00000000  
MC\_CGM\_AC6\_SC = 0x02000000  
MC\_CGM\_AC6\_DC0 = 0x00070000  
MC\_CGM\_AC10\_SC = 0x02000000  
MC\_CGM\_AC10\_DC0 = 0x80030000  
MC\_CGM\_AC11\_SC = 0x02000000  
MC\_CGM\_AC11\_DC0 = 0x80010000

2) STCU configuration changes:

STCU\_CFG 0x12100008  
STCU\_WDG 0x00020000  
STCU\_LB0\_CTRL 0x83071107  
STCU\_LB0\_PCS 0x00000A5A  
STCU\_LB0\_MISRELSW 0x8CBF311B  
STCU\_LB0\_MISREHSW 0xCD9077D8  
STCU\_LB1\_PCS 0x00000540  
STCU\_LB1\_MISRELSW 0xAC435093  
STCU\_LB1\_MISREHSW 0x01599F6C  
STCU\_LB2\_PCS 0x00000b54  
STCU\_LB2\_MISRELSW 0x37732C00  
STCU\_LB2\_MISREHSW 0x23EA1647  
STCU\_LB2\_PCS 0x0000076C  
STCU\_LB2\_MISRELSW 0xB4B9D509  
STCU\_LB2\_MISREHSW 0x 0xF3A1B551

**ERR010531: STCU2: Unexpected STCU self-test timeout can occur when a short sequence for external reset is triggered during execution of shutdown self-test**

**Description:** While an shutdown self-test is in progress there is a finite window during the self-test execution during which if an external reset is asserted (RESET\_B pulled low) and this reset is configured as short sequence for external reset by setting the Short Sequence for External Reset bit in the Reset Generation Module Functional Event Short Sequence Register (RGM\_FESS[SS\_EXR] = 1b1), or if another functional reset source is triggered during this window, the time after which the part waits for self-test to complete is longer than expected. This time-out value is governed by the watchdog time-out value set in the STCU Watchdog Register Granularity register (STCU\_WDG). Further, the self-test issues signal a time-out (STCU\_ERR\_STAT [WDTOSW] = 1b1). If the shutdown self-test is being run with PLL enabled then an unexpected PLL unlock event is also observed (STCU\_ERR\_STAT[LOCKESW] = 1b1).

**Workaround:** To avoid the longer than expected duration for self-test completion, allow the shutdown self-test to complete without applying external reset when the external reset is configured as a short sequence for external reset. The other functional resets must also not be triggered during the shutdown self-test execution.

**ERR010566: PMC: Register Reset value of Reset Event Enable 0 Register (PMC\_REE\_0) gets disabled and Register Reset value of Reset Event Selection 0 Register (PMC\_RES\_0) gets functional reset after SSCM test flash DCF loading when there is no DCF records programmed.**

**Description:** The Reset Event Enable Register 0 (PMC\_REE\_0) is enabled and the destructive reset is selected in the Reset Event Selection Register 0 (PMC\_RES\_0\_) on reset which ensures any voltage detect event on LV/HV supply causes a destructive reset. Ideally the PMC\_REE DCF record value only need to be programmed if the default values need to be changed. On DCF loading, PMC\_REE\_0 register values getting changed to disabled for reset event generation and PMC\_RES\_0 is set for functional reset, even where there is no programming done in the test flash for the DCF record. Generating reset on a LVD/HVD detect event on the supply should be programmed as per the ASIL functional safety goal requirements of the application.

**Workaround:** Need to always program the PMC\_REE DCF record in the user test flash as per the voltage detect reset event enable/disable requirement for the different LVD/HVD supplies specified in the PMC\_REE\_0 register. The recommendation for ASIL safety requirements is to enable reset on LVDs/HVD events. When the reset is enabled by the DCF record, the corresponding destructive reset event in the PMC\_RES\_0 register is set by the same DCF record.

2) Use device software to program the DCF record in user test flash for PMC\_REE\_0 register configuration.

**ERR010624: FCCU: FOSU may assert destructive reset when a hardware recoverable fault of width less than one safe clock period occurs**

**Description:** The Fault Collection and Control Unit Output Supervision Unit (FOSU) may issue a destructive reset if all of the following conditions are present:

- An input fault is programmed as hardware recoverable in a FCCU Non-Critical Fault Configuration Register (FCCU\_NCF\_CFGn)

- The only reaction programmed for this fault is FCCU Error Output signaling (FCCU\_EOUT\_SIG\_ENn)

- The source of the fault signal is asserted for less than one safe clock period. The safe clock for this device is the internal RC oscillator (IRC).

**Workaround:** Always configure faults as software recoverable in the FCCU\_NCF\_CFGn. Set the Non-critical Fault Configuration bit to a '1', this is the default condition for implemented faults after reset.

## **ERR010639: MC\_CGM: Auxiliary clock dividers get stuck if programmed to divide by 2 and a reset occurs during operation**

**Description:** When any functional reset or destructive reset (besides EXT\_POR\_B and power on/off) occurs during operation, any auxiliary clock divider in the Clock Generation Module (CGM) that is programmed to divide by 2 and is not sourced by the Internal RC Oscillator (IRCOSC) may get stuck and cannot subsequently be reprogrammed.

The impact on the divider depends on their internal structure. AC0\_DC0, AC0\_DC1, AC1\_DC0, AC1\_DC1, AC2\_DC0, AC11\_DC0 divider can be overlocked (the output clock could be as high as the case of divide-by-1 leading to overlocking of logic) and AC0\_DC2, AC5\_DC0, AC6\_DC0, AC10\_DC0 will not have a clock on the output.

AUX0\_DIV2, AUX1\_DIV0, AUX1\_DIV1 and AUX11\_DIV0 dividers can also stuck during Startup self-test where they are programmed to divide by 2 by internal DCF record which cause LBIST2/3 fail.

A stuck auxiliary clock divider output can be detected by the corresponding Clock Monitor Unit (CMU).

**Workaround:** A) FlexRay clock divider (AC1\_DC0) workaround:

Avoid a peripheral overlocking condition, use one of the following configuration:

- 1) Use the 40 MHz external crystal oscillator as a clock source for FlexRay.
- 2) Use 80 MHz PLL clock with divider value 0x0 (divide by 1). This means configure PLL0 to 80 MHz.

B) FlexCAN clock divider (AC2\_DC0) workaround:

Avoid a peripheral overlocking condition, use one of the following configurations:

- 1) Use the external crystal oscillator as a clock source for FlexCAN.
- 2) Use PLL clock with divider value different than 0x1 (divide by 2).
- 3) For maximum clock use 80 MHz PLL clock with divider value 0x0 (divide by 1). It means configure PLL0 to 80 MHz.

C) SENT\_TIME\_CLK clock divider (AC1\_DC1) workaround:

Avoid a peripheral overlocking condition, use one of the following configuration:

- 1) Use divider value different from 0x1 (divide by 2).
- 2) For maximum clock use 80 MHz PLL clock with divider value 0x0 (divide by 1). This means configure PLL0 to 80 MHz.
- 3) The divider can be recovered by POR. Use CMU4 to detect that the SENT\_TIME\_CLK divider gets stuck.

D) Other Dividers:

Changing an auxiliary clock source selection value via software resets all its corresponding dividers and recovers them.

Apply the following sequence after each reset for enabled auxiliary clock dividers that are to be configured to divide by 2 for the application.

1. Disable all CMUs which can be impacted by the steps 3 – 6. For example when the ADC clock divider stuck there are impacted CMU0 and CMU3.
2. Clear the fault flags in the impacted CMUs.
- 3 Clear the faults caused by the CMU0 (NCF[27]), CMU3 (NCF[30]), CMU4 (NCF[31]) in the FCCU which can be caused by the divider stuck.
4. Disable the corresponding auxiliary clock divider by writing to the Aux Clock Divider Configuration (MC\_CGM\_ACn\_DCx[DE] = 0).
5. Change the auxiliary clock source selection to IRCOSC (MC\_CGM\_ACn\_SC[SELCTL] = 0b0000). For the AUX clock selector 5 divider select different clock source than one used in the application.
6. Select the desired clock source as the auxiliary clock source (e.g. for PLL0 PHI: MC\_CGM\_AC0\_SC[SELCTL] = 0b010).
7. Configure and enable the corresponding auxiliary clock divider by writing to the Aux Clock Divider Configuration (MC\_CGM\_ACn\_DCx[DIV] = 1 and MC\_CGM\_ACn\_DCx[DE] = 1).
8. Wait for get stable clock on the output of the divider. The minimum time is  $(2 * \text{Divider\_current\_value}) / \text{finput}$ . For example when then divider input clock is 40 MHz and it is configured to divide by 2 the minimum delay is  $(2 * 2) / 40\text{MHz} = 100\text{ns}$ .
9. Enabled the CMUs disabled in the step 1.

Note: It is assumed that no safety related tasks are running during the switching of clocks and hence disabling of CMUs don't not have any impact on safety function of the device.

E) Dividers during Start-up SelfTest:

Program following DCF records to change the dividers values from Div by 2 to Div by 3 during startup selftest when there is programmed value 0xFFFF\_FFFF at address 0x0040\_00F0 in utest flash. When there is different value than 0xFFFF\_FFFF at address 0x0040\_00F0 the workaround is covered by the internal DCF records and nothing needs to be programmed.

DCF records:

0x13E1A4B8, 0x000401C4

0xEC1E5B47, 0x000401C8

0x09F0D25C, 0x000401D0

**ERR010640: MC\_CGM: The device can behave unpredictably, including possible overclocking on the PBRIDGE0/1\_CLK domain if its divider is configured to divide by 2, when a reset occurs during a system clock switch to any PLL.**

**Description:** When a reset occurs during a system clock switch to any Phase Locked Loop (PLL), the device may behave in an unexpected manner due to a glitch on the system clock and potential overclocking of the peripheral clock domain logic working on the clock from MC\_CGM\_SC\_DC0 (PBRIDGE0/1\_CLK).

PBRIDGE0/1\_CLK overclocking can only occur if the MC\_CGM\_SC\_DC0 divider is configured to divide by 2 and can be detected by Clock Monitor Unit 2 (CMU\_2).

The PBRIDGE0/1\_CLK overclocking can be corrected only by a power on reset (POR).

**Workaround:** To properly clear any logic that may have been affected by the system clock glitch and avoid a peripheral overclocking condition, perform the following steps.

1. Enable 'functional' reset escalation: escalate the first 'functional' reset to 'destructive' reset (MC\_RGM\_FRET[FRET] = 1).

2. Configure the Dual PLL Digital Interface (PLLDIG) to desired frequencies as per the application requirements.

3. Configure the Clock Generation Module (MC\_CGM):

- When selecting the desired PLL as the system clock source, set the divider values as follows:

MC\_CGM\_SC\_DC0 = 0x80030000 (divide by 4)

4. Change the system clock source to the desired PLL:

- Select the desired PLL in the target mode's configuration register (MC\_ME\_ mode\_MC[SYSCLK] = 2 for PLL0 or 4 for PLL1)
- Initiate a mode change via the Mode Control (MC\_ME\_MCTL) register.
- Wait until the mode transition has completed.

(mode is DRUN, RUN0, RUN1, RUN2, or RUN3,)

5. Configure the MC\_CGM a second time:

- Set the system clock dividers a second time as the application need (e.g. MC\_CGM\_SC\_DC0 = 0x80010000 (divide by 2))

6. Disable 'functional' reset escalation (MC\_RGM\_FRET[FRET] = 0)

7. Continue other configurations normally:

- Configure the auxiliary clocks as needed (MC\_CGM\_ACn\_SC and MC\_CGM\_ACn\_DCm registers)
- Enable/disable peripherals as needed (MC\_ME\_RUN\_PCn, MC\_ME\_LP\_PCn, and MC\_ME\_PCTLn registers).
- Initiate a mode change via the Mode Control (MC\_ME\_MCTL) register.
- Wait until the mode transition has completed.

## **ERR010644: NAL: Trace connections to the device are lost if a device reset occurs**

**Description:** During reset, the Nexus Aurora transmit pins (TXxN/TXxP, where x is 0 through 1) are put into a high impedance state until either self-test completes or the Self-Test Control Unit (STCU) determines that self-test is disabled. In addition, the system clock frequency is reset and the system clock is set to the Internal RC oscillator. Therefore, if the device is reset, the system clock is reset to a frequency that is less than 1/10 of the Nexus trace clock, the connection to a tool will be disconnected. The tool will have to establish a new connection with the device.

**Workaround:** The user should expect the trace connection to be lost through a reset. Tools will have to be reconnected following the reset and the pins re-enabled.

**ERR010657: PMC: Low Voltage Detect (LVD) self test may incorrectly indicate a self test fail if the supply is out with its operating range during power up**

**Description:** The Power Management Controller (PMC) executes a self test of the Low Voltage Detect (LVD) and High Voltage Detect (HVD) mechanisms during device start up (at Phase 3 of the reset sequence) after a power on reset or any destructive reset. If a scenario occurs during this self test where a ramping-up supply is out of the operating range when that supply's monitor is being tested, the PMC self test would indicate a failure incorrectly once self test execution has completed (indicated by PMC\_VD\_UTST [ST\_RESULT]=0b0 when PMC\_VD\_UTST [ST\_DONE]=0b1). This means that if a failure is evident after testing it is not certain that a genuine failure has occurred or whether the supply may have been out with the operating ranges whilst the test was executing.

**Workaround:** In the event of a PMC LVD/HVD self test failure (PMC\_VD\_UTST[ST\_RESULT]=0b0), the user should wait until all supplies return to the correct operating range, and then perform a software initiated PMC self test through PMC\_VD\_UTST[ST\_MODE]=0b01. Once the software initiated self test has completed it will now indicate the correct status via the self-test result bit (PMC\_VD\_UTST [ST\_RESULT]).

**ERR010715: eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.**

**Description:** When master ID replication is enabled (DMA\_DCHMIDn[EMI]=1), the DMA\_DCHMIDn[PAL] and DMA\_DCHMIDn[MID] fields should reflect the privilege level and master ID respectively of the master that wrote the DMA\_TCDn\_CSR[DONE:START] byte. However, if a different master reads the DMA\_TCDn\_CSR[DONE:START] byte, the master ID and privilege level will incorrectly change to this read access.

**Workaround:** Only allow the intended master to access the DMA\_TCDn\_CSR[DONE:START] byte

**ERR010720: Non-monotonic, noisy or slow ramping low voltage supply during device bring up would lead to LVD event and reset looping. This reset looping could bring up the device in misconfigured state.**

**Description:** When device powers up and comes out of the reset phase and before application starts sometimes its observed that SSCM\_STATUS[CER] is set along with setting of FCCU fault bits NCF[6], NCF[73], and NCF[74].

This can happen when there was a reset looping (second functional/destructive reset coming when device has not exited out of reset phase 3 from the first reset). At this stage the DCF records are loaded from the test flash area even when the supply has not reached within the range of the full voltage operating range and incorrect flash read occurs. This is causing SSCM configuration error and NCF flag set. Slow ramping low voltage which case this issue is inside the recommended range mentioned in the DS.

**Workaround:** When the SSCM\_STATUS[CER] bit is set along with setting of FCCU fault bits NCF[6], NCF[73], and NCF[74] at device startup a destructive reset or EXT\_POR\_B assertion/release need to be done for device recovering.

## **ERR010875: PMC: The temperature sensor flag can be set incorrectly.**

**Description:** The Power Management Controller block temperature sensor flags in PMC\_ESR\_TD register may get set when ADC supply is varied below LVD level and its LVD destructive reset is masked.

**Workaround:** 1) Enable the LVD destructive reset for the ADC power supply.  
2) When the LVD destructive reset is disabled for the ADC power supply:  
a) Disable the temperature sensor reset reaction.  
b) Check if there is set LVD flag for the ADC power supply when the temperature sensor flag is set.

If the ADC LVD flag is set the following needs to be done:

- a) Clear the temperature sensor flag by writing 1 into the PMC\_ESR\_TD register bitfield.
- b) Check if the temperature sensor flag was cleared in the PMC\_ESR\_TD register.
- c) When the temperature flag is still set the temperature sensor detection is correct but when the flag was cleared the flag was set by the ADC power supply variation below LVD.

This is possible workaround because a true temperature sensor event is active much longer than it is necessary for the above workaround sequence.

## **ERR010900: FCCU: False indication of a fault state for a single safe clock period can be generated on the error output pin**

**Description:** The error out pin from the Fault Collection and Control Unit (FCCU) may pulse to a logic low (0b0) when the following conditions are fulfilled:

- software changes the error out protocol from a toggling protocol to a not-toggling protocol, and programs the FCCU\_CFG.FCCU\_SET\_AFTER\_RESET bit to 0b1
- software switches the Fault Collection and Control Unit (FCCU) state machine from CONFIG to NORMAL state

The duration of the glitch is equal to a single clock period of the Internal RC oscillator and there is a 50% of probability of the pulse occurring.

**Workaround:** Split the configuration of the FCCU in 2 phases.

During the first phase, software should do the following:

- 1) move the FCCU to the CONFIG state
- 2) configure the FCCU including the error out protocol, but without setting the FCCU\_CFG.FCCU\_SET\_AFTER\_RESET flag to 0b1 (leave as 0b0)
- 3) exits to the NORMAL state

During the second phase, software should do the following:

- 4) move the FCCU to the CONFIG state
- 5) set the FCCU\_CFG.FCCU\_SET\_AFTER\_RESET flag to 0b1
- 6) exit to the NORMAL state

Note: The default (after reset) error out protocol is the Dual Rail. Since this is a toggling protocol, the software must execute the above steps each time the user wants to switch to a non-toggling error out protocol.

#### **ERR011027: STCU2: Startup/Shutdown Self-Test can fail because the reset reaction on LVD/HVD is masked during LBIST self-test execution**

**Description:** LVDs/HVD reset reaction are masked during LBIST for the SOC and will not result in a reset event during the sequence of LBIST. The PMC\_ESR status bits will be set to indicate that such an event occurred during LBIST. FCCU\_NCF[13] (RCCU\_1 failure) may also be set due to an RCCU mismatch resulting from this event.

**Workaround:** If the startup/shutdown self-test fails and PMC\_ESR bits indicate an LVDs/HVD event, it is advisable to rerun the self-test.

For shutdown self-test, this can be achieved by rerunning the same through software.

For startup self-test, this can be achieved by initiating a software destructive or long functional reset through MC\_RGM.

#### **ERR011049: STCU2: STCU watchdog timer timeouts due to supply excursions**

**Description:** A Self-Test Control Unit (STCU) watchdog timeout, as indicated by the watchdog Timeout bit in the STCU Error Status Register (STCU2\_ERR\_STAT[WDTO]==1), may occur during the reset sequence prior to the start of a STCU startup self-test operation thus skipping the execution of the startup self-test.

The watchdog time out can be caused by a slow power on ramp of the High Voltage (HV) power supply, ramp rate slower than 2.9V/s, while all other supplies are already powered on or voltage excursions that trigger one of the Low Voltage Detects (LVDs) or High voltage detect (HVD) with a duration that exceeds the default time of the STCU watchdog timeout which equates to about 2.6 ms as per startup self-test configuration.

**Workaround:** After reset, for applications configured to run a STCU startup self-test sequence, if any of the self-test fails check the STCU2\_ERR\_STAT[WDTO] flag and if set, perform a reset (either EXT\_POR\_B or any destructive reset) which will re-run the start-up self-test sequence.

#### **ERR011060: PMC: Destructive reset can be triggered by the false temperature sensor event caused by the Shutdown Self-test reset**

**Description:** When the shutdown self-test trigger the reset, it can cause the false temperature sensor event at hot and cold temperature which trigger the destructive reset regardless the destructive reset reaction is enabled or nor by the DCF for the temperature sensor event.

**Workaround:** Run the Normal shutdown selftest with the configuration mentioned in the RM with the following changes. As a consequence there would not be at-speed transition coverage.

1) Clock and system configuration

Set PLL0 to 50 MHz from IRC

dcl\_ips\_0 set to 0x03008212

MC\_CGM\_SC\_DC0 = 0x80030000



MC\_CGM\_AC0\_SC = 0x02000000  
MC\_CGM\_AC0\_DC0 = 0x0x000000  
MC\_CGM\_AC0\_DC1 = 0x00070000  
MC\_CGM\_AC0\_DC2 = 0x00010000  
MC\_CGM\_AC1\_DC0 = 0x80010000  
MC\_CGM\_AC1\_DC1 = 0x00010000  
MC\_CGM\_AC2\_DC0 = 0x80030000  
MC\_CGM\_AC3\_SC = 0x00000000  
MC\_CGM\_AC4\_SC = 0x03000000  
MC\_CGM\_AC5\_SC = 0x02000000  
MC\_CGM\_AC5\_DC0 = 0x00000000  
MC\_CGM\_AC6\_SC = 0x02000000  
MC\_CGM\_AC6\_DC0 = 0x00070000  
MC\_CGM\_AC10\_SC = 0x02000000  
MC\_CGM\_AC10\_DC0 = 0x80030000  
MC\_CGM\_AC11\_SC = 0x02000000  
MC\_CGM\_AC11\_DC0 = 0x80010000

2) STCU configuration changes:

STCU\_CFG 0x12100008  
STCU\_WDG 0x00020000  
STCU\_LB0\_CTRL 0x83071107  
STCU\_LB0\_PCS 0x00000A5A  
STCU\_LB0\_MISRELSW 0x8CBF311B  
STCU\_LB0\_MISREHSW 0xCD9077D8  
STCU\_LB1\_PCS 0x00000540  
STCU\_LB1\_MISRELSW 0xAC435093  
STCU\_LB1\_MISREHSW 0x01599F6C  
STCU\_LB2\_PCS 0x00000b54  
STCU\_LB2\_MISRELSW 0x37732C00  
STCU\_LB2\_MISREHSW 0x23EA1647  
STCU\_LB2\_PCS 0x0000076C  
STCU\_LB2\_MISRELSW 0xB4B9D509  
STCU\_LB2\_MISREHSW 0x 0xF3A1B551

**ERR011073: MC\_CGM: The system clock divider can become stuck which leads to the unpredictable device behavior**

**Description:** A clock glitch may occur when the under voltage detects (LVD) or over voltage detects (HVD), which occur during the startup/shutdown of logic self-test (LBIST) or after the startup/shutdown LBIST is finished before the self-test reset occur, may cause the system clock divider configured to divide by 2 to become stuck in divide by 1 mode. If the system clock is greater than 50 MHz, the PBRIDGE0/1\_CLK will be overclocked which can lead to unpredictable device behavioral.

**Workaround:** Program the Clock Monitoring Unit (CMU\_2) High Frequency Reference Register (CMU\_HFREFR) value to detect that the PBRIDGE0/1\_CLK clock is overclocked and if CMU\_2 detects that the PBRIDGE0/1\_CLK clock is overclocked issue a power on reset by asserting the EXT\_POR\_B signal

**ERR011116: PMC: A destructive or functional reset source during PMC Self-test may cause false LVD/HVD event**

**Description:** The LVDs/HVD events are masking during the PMC self-test while the PMC analog is tested. When a reset occurs during the PMC self-test, the masking of the LVDs/HVDs is removed, but the PMC analog block is still recovering from the PMC self-test.

The LVD/HVD signal that was being tested may keep asserting during this time. This can cause false LVD/HVD event, and the LVD/HVD flag may be set for it. Based on the device configuration the destructive reset can occur.

**Workaround:** When the destructive reset is selected for LVDs/HVD event do the following step for executing SW triggered PMC selftest:

1. Select functional reset reaction for the LVDs/HVD by configuring PMC\_RES\_0 register.
2. Run PMC Self-tests.
3. Return the configuration of the LVDs/HVD reset reaction as application required by configuring PMC\_RES\_0 register.

When the startup LVDs/HVD PMC selftest is interrupted by destructive reset the F\_VOR\_DEST flag can be set in the MC\_RGM\_DES register besides the source of the reset.

**ERR011198: MC\_CGM: HALFSYS\_CLK clock divider can be stuck in divide by one when shutdown self-test is aborted by external reset which impact the LINFlexD, DMA, SIPI and ENET module functionality along with the Read and Writes to SRAM.**

**Description:** When the external reset RESET\_B occur during the Shutdown self-test execution the HALFSYS\_CLK divider can stuck in divide by 1 and NCF[13] will be set. The impact of the modules which are using the HALFSYS\_CLK clock are follow:

ENET: The "hclk" is affected by this behavior and this may cause the ENET to read/write wrong values from/into the SRAM.

SRAM: Read and Writes to the SRAM would be corrupted. Reads may indicate error in ECC.

eDMA: The register reads and writes to this block causes the core to hang and NCF[13] is set.

SIPI: The “hclk” is affected by this behavior and this may cause the SIPI to read/write wrong values from/into the SRAM and peripherals.

LINFlexD: The Baud clock at the LINFlexD modules doubles. If the frequency at the HALFSYS\_CLK is less than or equal to 50MHz, then this can be perceived as a doubling of baud rate at the LINFlexD lines. Anyway the baud clock is overclocked and the output of LINFlexD is corrupted.

**Workaround:** 1) Before the start of the shutdown self-test the functional event status register (FES) in the reset generation module (MC\_RGM) needs to be clear together with the FCCU NCF status registers (FCCU.NCF\_Sx.R).

2) When external reset is indicated by the MC\_RGM.FES.B.F\_EXT bit and the NCF[13] in the FCCU.NCF\_S0.R register is set the HALSYS\_CLK clock divider is stuck and the system must be recovered by issuing a POR to the system by either power cycling the device or through the EXT\_POR pin.

#### **ERR050049: SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDEDR [PDED] field description**

**Description:** The formula in the register field ADC\_PDEDR [PDED] provides the delay between the power down bit reset and start of conversion value in number of clock cycles of the ADC module clock, however the given formula of  $PDED \times 1/[ADC\_clock\_frequency]$  is incorrect. This gives a calculated value that is short by 1 cycle of ADC Bus clock and 1 cycle of ADC clock (ADC\_CLK).

**Workaround:** The correct formula that should be used to calculate the value for the ADC\_PDEDR[PDED] register is -

$$(1/ADC\ Bus\ clock) + ((PDED+1) \times 1/[ADC\_clock\_frequency])$$

Where:

ADC\_clock\_frequency = Frequency of ADC clock (ADC\_CLK)

ADC Bus clock= Module interface clock for register access (PBRIDGEx\_CLK)

#### **ERR050079: CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit**

**Description:** The Clock Monitor Unit (CMU) detects when the frequency of a monitored clock drops below a programmed threshold and asserts the Frequency Less than Low Threshold (FLL) signal if this occurs. The FLL signal is routed to the Fault Collection and Control Unit (FCCU) providing a mechanism to react to the clock fault but due to the monitoring implementation the FLL signal will not be triggered when the monitored clock suddenly stops.

**Workaround:** Each of the CMU monitored clocks is derived from one of the system clock sources: IRCOSC, XOSC, PLL0, PLL1. Loss of a CMU monitored clock can occur if the source clock signal is lost; this can be detected and reported to FCCU using the following mechanisms:

- XOSC loss can be detected by CMU\_0 using CLKMN0\_RMT supervisor (this particular CMU\_0 monitor is not affected by the erratum.) Loss of XOSC will assert the OLR signal which is routed to FCCU fault input NCF[26].

- PLL0 loss can be detected by the PLL Digital Interface (PLLDIG) through PLL0 Status Register (PLLDIG\_PLL0SR) asserting the Loss-of-lock flag (LOLF). This flag is routed to the FCCU through fault input NCF[24].

- PLL1 loss can be detected by the PLL Digital Interface (PLLDIG) through PLL1 Status Register (PLLDIG\_PLL1SR) asserting the Loss-of-lock flag (LOLF). This flag is routed to the FCCU through fault input NCF[25].

In the event that a fault in the internal clock signal propagation path (from the clock source through Clock Generation Module) causes a monitored clock to stop then CMU Interrupt Status Register bit index 28 (CMU\_x\_ISR[28]) will be asserted. This bit is not routed to FCCU or an interrupt request so it must be checked by software in the event that an interruption in the monitored clock causes the consuming module to stop functioning.

### **ERR050119: FlexRay: Disabling of FlexRay Message Buffer during the STARTUP Protocol State takes longer than expected three Slots**

**Description:** Disabling of FlexRay Message Buffer takes longer than the expected three Slots. This is observed, when software application tries to disable the Message Buffer during the FlexRay STARTUP protocol state (vPOC!State = POC:startup) when vPOC!StartupState = "initialize schedule" or "integration consistency check".

In this scenario, FlexRay Communication Controller keeps the specific Message buffer search results until the availability of next cycle start/segment start/slot start events and therefore prevent the disabling of Message Buffer.

Note:

1.All Message Buffers can be disabled immediately if FlexRay protocol state (vPOC!State) is in following States: "POC:default config", "POC:config", "POC:wakeup", "POC:ready", "POC:halt", "POC:startup" and (vPOC!StartupState = "POC:integration listen" or "POC: ColdStart-Listen").

2.All Message Buffers can be disabled within three slots, if FlexRay protocol state (vPOC!State) is in following states: "POC: Normal-Active" or "POC: Normal-Passive".

**Workaround:** Do not disable Message Buffer, while FlexRay is in STARTUP protocol State

### **ERR050129: PMC: VDD\_LV\_CORE is close to the Cold LVD threshold during the device startup**

**Description:** When the internal regulator is used the VDD\_LV\_CORE may be up to 50 mV lower than nominal value when device leave the reset. This is caused by the oscillation on the reference voltage of the Power Management Controller (PMC) which is originated by internal coupling. When there is high current transient on IDD\_LV during application start, VDD\_LV\_CORE drop can occur. Together with lower value of VDD\_LV\_CORE the Cold Low voltage detector (LVD) can be triggered and generates Destructive reset.

**Workaround:** When the Cold LVD reset reaction is enabled (PMC\_REE\_0[VD3RE\_C] = 0x1) during the device start up it needs to be disabled by programming PMC\_REE DCF record into the utest flash.

## **ERR050130: PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode**

**Description:** When the Programmable interrupt timer (PIT) module is used in lifetimer mode, timer 0 and timer 1 are chained and the timer load start value (LDVAL0[TSV] and LDVAL1[TSV]) are set according to the application need for both timers. When timer 0 current time value (CVAL0[TVL]) reaches 0x0 and subsequently reloads to LDVAL0[TSV], then timer 1 CVAL1[TVL] should decrement by 0x1.

However this decrement does not occur until one cycle later, therefore a read of the PIT upper lifetime timer register (LTMR64H) is followed by a read of the PIT lower lifetime timer register (LTMR64L) at the instant when timer 0 has reloaded to LDVAL0[TSV] and timer 1 is yet to be decremented in next cycle then an incorrect timer value in LTMR64H[LTH] is expected.

**Workaround:** In lifetimer mode if the read value of LTMR64L[LTL] is equal to LDVAL0[TSV] then read both LTMR64H and LTMR64L registers one additional time to obtain the correct lifetime value.

## **ERR051036: FlexCAN: Dedicated Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used**

**Description:** When Dedicated Receive Message buffers are used together with Receive FIFO (Legacy Receive FIFO, (MCR[RFEN] = 0x1), the Dedicated Receive MB Code field can be corrupted if it is locked by the application longer than 20 x CAN bit time. It may turn a Dedicated Receive Message Buffer into any type/status of Message Buffer as defined in the Message buffer structure section in the device documentation.

**Workaround:** 1) Don't use Legacy Receive FIFO (MCR[RFEN] = 0x0) together with Dedicated Receive Message buffers.

2) If available on the device, use the enhanced Rx FIFO feature instead of the legacy Rx FIFO together with the Dedicated Receive Message buffers. The Enhanced Rx FIFO is enabled by the ERFEN bit in the Enhanced Rx FIFO Control Register (ERFCR).

3) The defect does not occur if the Receive Message Buffer lock time is less than or equal to the time equivalent to 20 x CAN bit time.

The recommended way for the CPU to service (read) the frame received in a mailbox is by the following procedure:

- a. Read the Control and Status word of that mailbox.
- b. Check if the BUSY bit is deasserted, indicating that the mailbox is not locked. Repeat step 1) while it is asserted.
- c. Read the contents of the mailbox.
- d. Clear the proper flag in the IFLAG register.
- e. Read the Free Running Timer register (TIMER) to unlock the mailbox

In order to guarantee that this procedure occurs in less than 20 CAN bit times the MB receive handling process in software (step a to step e above) should be performed as a 'critical code section' (interrupts disabled before execution) and should ensure that the MB receive handling occurs in a deterministic number of cycles.

## **ERR051698:: CTU: Double buffer reload mechanism is blocked when master reload pulse is not generated by Software**

**Description:** CTU operates on two clock domains. The Bus Interface Clock (BIC) domain, used for SW communication and the Module Clock (MC) domain, used for its own functionality. The FGRE bit of CR register is set with first write into double buffered registers in BIC domain and the synchronization logic propagates this set bit into the MC domain. FGRE bit is cleared in both domains when the MR occurs and FGRE bit is equal to GRE bit in the MC domain. Double buffered registers are reloaded only when MR occurs and FGRE and GRE bit are set in the MC domain. But when the MR occurs at the same time as FGRE bit set, generated by first double buffered register write, is propagated into the MC domain the FGRE bits are cleared in both.

Two possible cases can happen:

- 1) In case of updating one double buffered register the reload doesn't occur and the CR register is kept in 0x2 value which blocks further double buffered register update.
- 2) In case of updating more than one double buffered register the reload doesn't occur and the CR register is kept in 0xA when the delay between first and second double buffered register write is less than the synchronization propagation time which blocks further register update.

**Workaround:** 1) Generate the Master reload pulse by SW (by setting the bit CR[MRS\_SG] after setting GRE at the end of update sequence )

2) Master reload pulse is not generated by SW and one double buffered register to be updated:

The register needs to be written twice with the delay between the writes longer than synchronization propagation time.

3) Master reload pulse is not generated by SW and more than one double buffered register to be updated:

The delay between write to first and second double buffered register needs to be longer than synchronization propagation time.

Synchronization propagation time = (6\*BIC) cycles + (5\*MC) cycles, where BIC is Bus Interface Clock period and MC is Module Clock period.

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2023 NXP B.V.

