Errata sheet for FXLS8967AF and FXLS8974CF

Rev. 1.1 — 18 April 2022

Errata sheet

Document information

Information	Content
Keywords	FXLS8967AF, FXLS8974CF
Abstract	This errata sheet describes the known functional problems and/or deviations from the product electrical specifications as of the release date of this document. Each deviation is assigned a number and its history is tracked in a table.



Errata sheet for FXLS8967AF and FXLS8974CF

Revision history

Rev	Date	Description
1.1	20220418	Corrected typo in document title replacing "FXLS8964AF" with "FXLS8967AF".
1	20220325	Initial release.

1 Product identification

The WHO_AM_I register (address 13h) identifies the device.

The PROD REV register (address 12h) identifies the device revision.

This Errata sheet covers the following devices:

Table 1. Device identification table

Identifier	WHO_AM_I	PROD_REV	Device
Α	87h	13h	FXLS8967AF
В	86h	14h	FXLS8974CF

2 Errata overview

Table 2. Functional problems table

Functional problems	Short description	Identifier	Detailed description
E1	Noise coupling in analog front end (AFE) measurements during serial communication	A, B	Section 3.1

3 Functional problems detail

3.1 E1: Communication noise

3.1.1 Introduction

This erratum is related to the noise coupling in sensor measurements when serial communications (through I²C or SPI) overlap with the measurement phase of the device.

3.1.2 Problem

 I^2C / SPI serial bus signals, associated to the sensor digital pins SA0 / SPI_MISO, SDA / SPI_MOSI / SPI_DATA and SCL / SCLK contain by nature many rising and falling transitions. Under very specific circumstances, further described in this errata sheet, there is a small risk that acceleration measurements are affected by this digital communication activity.

When serial bus Data and/or Clock signals toggle during the AFE measurement sequence, and only for a small fraction of the device population, those pins may couple noise into sensor's internal sensitive voltage node. This can affect the magnitude of the current measurements, causing sporadic spikes (see Figure 2) also referred to as communication noise or glitches.

3.1.2.1 Measurement details for figures

<u>Figure 1</u> through <u>Figure 4</u> provide illustrations of the Errata with real measurements, performed under following conditions:


- Device settings: FSR = 4 g, ODR = 3200 Hz, LPM, horizontal position
- INT1 configuration: DRDY event, active Low, Push-Pull output
- SPI settings: 4-wire, 4 MHz Clock Frequency, V_{DD} = 3.3 V

ES_FXLS8967AF_FXLS8974CF


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved

- Data reading is either asynchronous, that is, done at a random time, or driven by the Data Ready Interrupt (DRDY event)
- Acceleration data are read one axis at a time, therefore there are 3 consecutive read transactions, 4 bytes each. Obviously this could be optimized doing a single 8 bytes transaction to collect XYZ data altogether.



Note: This data corruption is observed when measured acceleration is away from 0 g. As a result, the data corruption is only present on the Z axis in <u>Figure 1</u> as the device is horizontal.



ES_FXLS8967AF_FXLS8974CF

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

Several specific conditions need to exist for the error to present, which means the statistical occurrence is very low, especially when the traffic on the serial interface is minimal.

In order to eradicate this communication noise, a reliable workaround is described in this document. Alternatively, if the workaround cannot be deployed, a few suggestions are provided to mitigate its impact.

3.1.3 Workaround

The susceptibility of the measurement to induced noise is reduced by minimizing the communication traffic on the serial interface during the measurement phase of the sensor.

Configure the system such that the host MCU collects sensor data using data ready interrupts before the next measurement phase begins. See <u>Figure 3</u> and <u>Figure 4</u>.





Figure 3. Acceleration Data (in g): Plot vs Time and Histogram, synchronous data reading based on DRDY interrupt



3.1.3.1 Sensitive window

The AFE measurement sequence takes about 126 μ s total, but only 3 very small time slices within this phase (<0.5 μ s cumulated duration) are sensitive to the digital signal transitions. This explains the sporadic behavior of communication glitches, rarely encountered on consecutive samples.

This AFE measurement time window is shown between the 2 pink vertical time bars (marked with a 0 flag) on Figure 2 and Figure 4.

3.1.3.2 Using data ready interrupts

The data ready interrupt in FXLS8967AF and FXLS8974CF is enabled using the INT_EN register (address 20h) and INT_PIN_SEL register (address 21h) (see <u>Table 3</u> and Table 4).

- 1. Enable INT_EN[DRDY EN].
- Map the data ready interrupt to one of the INTx pins available on the device. Set DRDY_INT2 bit to route data ready interrupt to INT2 pin or clear the bit to route to INT1 pin.

Note: In the case of $BT_MODE = V_{DD}$ (motion detect mode), only INT1 pin can be used. The INT2 pin function is reserved for the boot output pulse and, therefore, is not available for this purpose.

Also, when the INT2 pin is configured for the external trigger function, for example, when **SENS_CONFIG4[**INT2_FUNC**]** = 1, a logic 1 value in DRDY_INT2 bit field is ignored.

Table 3. INT_EN register (address 20h)

		•						
Bit	7	6	5	4	3	2	1	0
Name	DRDY_EN	BUF_EN	SDCD_OT_EN	SDCD_WT_EN	ORIENT_EN	ASLP_EN	BOOT_DIS	WAKE_OUT_EN
Reset ^[1]	0	0	0	0	0	0	0	0
Reset ^[2]	0	0	1	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

[1] BT_MODE = 0

[2] BT_MODE = 1

Table 4. INT_PIN_SEL register (address 21h)

Bit	7	6	5	4	3	2	1	0
Read	DRDY_INT2	_	SDCD_OT_INT2	SDCD_WT_INT2	ORIENT_INT2	ASLP_INT2	BOOT_INT2	WAKE_OUT_INT2
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

3.1.3.3 Time window to perform serial communication after receiving data ready interrupt

Upon reception of the data ready interrupt on the selected interrupt pin, the host must quickly perform a burst read of the data registers before the next measurement cycle begins for the successive data sample. This ensures the bus communication associated with reading the current data sample does not couple noise to the successive data sample measurement.

In addition, if FXLS8967AF and FXLS8974CF are used in a shared I²C/SPI bus along with other devices, the communication with other devices must complete before the next measurement cycle in FXLS8967AF and FXLS8974CF begins, in order to prevent bus traffic from inducing noise to the sensor measurement.

In order to minimize the duration of the data registers reading, it is recommended to use the SPI communication interface with a fast Clock frequency. Maximum value supported by the sensor is 4 MHz.

Table 5. Measurement phase timings

Sample size = 30

Mean (µs)	Standard deviation (µs)
126.1	0.88

<u>Table 6</u> identifies the maximum time window (from the starting edge of the data ready interrupt) within which all the serial communications must complete before the measurement phase for the next sample begins.

Table 6. Time window allowed for serial communications after the rising edge of the data ready interrupt

Average value from 30 samples.

Mode	Time (µs)
LPM (ODR dependent)	Time window = $\frac{1.0 \times 10^6}{1.1 \times ODR}$ - 1.1 × measurement phase where: measurement phase = 126.1 µs (Table 5),
НРМ	Time window = $\frac{1.0 \times 10^6}{1.1 \times 3200}$ – 1.1 × measurement phase = 145.38 where: measurement phase = 126.1 µs (Table 5),

ES_FXLS8967AF_FXLS8974CF

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved

For example, with the device operating with ODR = 200 Hz in LPM mode, the time window allowed for serial communications after the starting edge of the DRDY interrupt = $4406 \mu s$.

3.1.4 Mitigation

3.1.4.1 Use a low voltage supply

Communication-induced glitches are basically absent when operating at V_{DD} = 1.8 V so a low supply is preferred to avoid risk of data spikes.

3.1.4.2 Use SDCD debounce counter

When using SDCD event detection, and in particular SDCD Outside Threshold detection, the communication glitch may cause a false positive event to be raised. In that case, setting a small debouncing count in SDCD_OT_DBCNT register helps to reject such potential sporadic spikes due to communication noise.

3.1.4.3 Use HPM decimation

When sensor measurement mode is set to HPM, internal averaging and decimation are performed. This means that impact of a potential glitch is diluted by the averaging process. High decimation (low ODR) is recommended, whenever possible.

3.1.4.4 Use removal algorithm

Communication glitches can be considered as outliers, therefore standard algorithms to remove outliers are suitable to discard them.

3.1.5 Fix plan

None.

4 Legal information

4.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

ES_FXLS8967AF_FXLS8974CF

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

Errata sheet for FXLS8967AF and FXLS8974CF

4.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V. **I2C-bus** — logo is a trademark of NXP B.V.

Errata sheet for FXLS8967AF and FXLS8974CF

Tables

Tab. 1. Tab. 2. Tab. 3. Tab. 4.	Device identification table 3 Functional problems table 3 INT_EN register (address 20h) 7 INT_PIN_SEL register (address 21h) 7	Tab. 5. Tab. 6.	Measurement phase timings Time window allowed for serial communications after the rising edge of the data ready interrupt	
Figui	res			
Fig. 1.	Acceleration data (in g): Plot vs Time and Histogram, asynchronous data reading4	Fig. 3.	Acceleration Data (in g): Plot vs Time and Histogram, synchronous data reading	_
Fig. 2.	INT1 and SPI signals: Asynchronous data reading4	Fig. 4.	based on DRDY interruptINT1 and SPI signals: synchronous data reading based on DRDY Interrupt	

Errata sheet for FXLS8967AF and FXLS8974CF

Contents

1	Product identification	3
2	Errata overview	3
3	Functional problems detail	3
3.1	E1: Communication noise	3
3.1.1	Introduction	3
3.1.2	Problem	3
3.1.2.1	Measurement details for figures	3
3.1.3	Workaround	
3.1.3.1	Sensitive window	6
3.1.3.2	Using data ready interrupts	6
3.1.3.3	Time window to perform serial	
	communication after receiving data ready	
	interrupt	7
3.1.4	Mitigation	8
3.1.4.1	Use a low voltage supply	8
3.1.4.2	Use SDCD debounce counter	
3.1.4.3	Use HPM decimation	8
3.1.4.4	Use removal algorithm	8
3.1.5	Fix plan	
4	I egal information	9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2022.

All rights reserved.